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This thesis presents extensions to an implementation of
a kernel in a real-time distributed operating system for a
microcomputer based multi-processor system.
The operating system, MCORTEX, is a 2 level,
hierarchically structured, loop free, system that permits
logical distribution of the kernel in the address space of
each process. The design is based on segmented address
spaces and per process stacks. Process synchronization is
achieved through sequencers and eventcounts. MCORTEX is
resident in the local memory of each microcomputer but
system data is maintained in shared global memory.
MCORTEX has been extended to include a system monitor
process which allows stopping the system to examine any
memory, shared or local, from any location. The system can
then be restarted without reinitializing each microcomputer.
This system particularly supports applications where
jobs are partitioned into a set of multiple interacting
asynchronous processes. The system is currently implemented
on INTEL 86/12A single-board computers.
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This thesis presents extensions to an implementation of
a kernel in a real-time distributed operating system for a
microcomputer based multi-processor system, called MCORTEX.
As the performance and capabilities of micro-computers
continues to improve, it is becoming apparent that many
large real-time applications that are managed by large fast
mini-computers could be managed by an integrated multi-
processor system of less expensive, commercially-available
micro-computers. What a single general purpose micro-
computer might lack in speed could be compensated for by a
system of computers if it is managed by an operating system
that allows process synchronization and parallel or
concurrent processing.
There are multi-microcomputer systems already in use
today in real-time applications. However, in order to
accommodate high data input rates and the addition of more
processors to the system, custom interconnections often have
to be devised so that system performance is not degraded.
These custom designs may increase the cost of the system and




The purpose of this thesis is to continue development of
an operating system design that is simple, small, and
flexible. A principal goal is to demonstrate the operating
system on commercially available, relatively inexpensive
general purpose micro-computers requiring the minimum of
custom-developed hardware for processor inter-communication
and control. It is anticipated that the design will be
general in nature in order to be applied towards various
real-time applications and implemented on different micro-
computer systems with the minimum of modification. The
specific goals of this thesis are discussed in the next
section concerning the background of the project.
B. BACKGROUND
The AEGIS weapons system simulation project currently
being conducted at the Naval Postgraduate School is
attempting to determine the feasibility of raplacing much of
the larger and relatively expensive mainframe computer, the
AN/UYK-7, with a system of 16 or 32 bit micro computers.
Several significant real-time functions of the AEGIS Weapons
System are to be duplicated with associated data, inputs,
timing, and supporting functions so that a test example can
be examined whose performance emulates that of the actual
system.
In particular, emulation of the SPY-1A radar, which is a
sub-system of AEGIS, is being examined. Signal processing
1 1

for long distance low altitude missile detection and target
acquisition for tactical missiles requires processing large
amounts of collected data in real-time. It is proposed that
a system of micro-computers as described above could provide
the processing power required to perform concurrent
asynchronous computations.
Design of the operating system that would manage such
micro-computer system was started by Wasson who defined the
detailed design of an operating system tailored to real-time
image processingC Ref . 10]. He based his design on a more
general model developed by O'Connel and Richardson of the
Naval Postgraduate School in 1979- The design was to be
applied to the general purpose INTEL iSBC 86/12A micro-
computer. This single board micro-computer is based on the
16 bit INTEL 8086 microprocessor. Wasson's design used the
MULTICS concepts of segmentation and per process stacks and
Reed and Kanodia's enventcount synchronization methods
.[ Ref .
9: pp. 12-13] Rapantzikos began the implementation of
Wasson's design[Ref. 11].
The operating system, MCORTEX, at this point used the
concept of a "two level traffic controller'' to accomplish
processor multiplexing among a greater number of eligible
processes. This dual-level "processor multiplexing design"
allowed the system to treat the two primary scheduling
decisions, viz., the scheduling of processes and the

management of processors, at two separate levels of
abstraction
.
Cox continued the implementation effort of Rapantzikos
by greatly simplifying the design of MCORTEX. He placed a
higher priority on shortening the execution time in MCORTEX
over the possible added security of a two level traffic
controller and therefore, reduced the traffic controller to
one level of abstraction which simplified the
implementation. His other contribution was to add a
gatekeeper module to the top of the operating system so that
operating system calls were made through a single "gate" and
so that the user would not have to concern himself with
service codes. The result was a very compact, trimmed down,
basic operating system which supports multiprocessors
performing multiprocessing. [Ref. 12: pp. 13-14] Cox
demonstrated MCORTEX with a system of three user processes
executing concurrently on two INTEL iSBC86/12A
microcomputers connected by the INTEL MULTIBUS.
The specific goals of this thesis are to:
1. Test the generality of MCORTEX by expanding the
system to several additional micro-computers.
2. Expand the system to the extent necessary to
provide a means of dynamically interacting with the
operating system while it is executing so that efficient
testing of the multiprocessor system can be accomplished.
Previously, MCORTEX had to be allowed to "run its course"
13

before examining various structures in system memory. It
then had to be completely reloaded and reinitialized to
resume execution.
C. STRUCTURE OF THE THESIS
Chapter I presents a general discussion of the larger,
ongoing effort of which this thesis is a part. It also
gives a general discussion of the background work that has
been accomplished regarding the specific topic of this
thesis, the MCORTEX operating system.
Chapter II addresses the overall design philosohpy of
MCORTEX and its functional requirements. Multiple process
communication and synchronization tasks and techniques are
included. There is also a discussion of process
multiplexing and other utilities support for the user.
However, the discussion is limited, inasmuch as three prior
theses have devoted their attention to the general design.
Chapter III describes the hardware architecture of the
system on which MCORTEX is demonstrated and why this
particular micro-computer was chosen.
As the iSBC 86/12A is a developmental system, the first
part of Chapter IV outlines the INTEL corporation support
systems that make the use of the iSBC 86/12A possible.
Chapter IV then addresses the detailed design of MCORTEX.
Testing of the previous version, explanations for the path
14

chosen to implement enhancements, problems encountered, and
their implications are discussed.
Chapter V summarizes the testing of the operating system
and describes the new capabilities available to the user.
Suggestions are also given for future research and testing.
15

II. BASIC DESIGN CONCEPTS
A. PROCESS STRUCTURE
Dividing a job into asynchronous parts and concurrently
executing these parts as separate entities offers
significant advantages if the job is continuously receiving
input and/or processing data. In a single processor the
benefits are mainly confined to design simplicity. However,
in a multi-processor system these asynchronous parts, or
processes, are essential if the system is to take advantage
of parallel and pipeline processing.
There are two elements that, together, are sufficient to
characterize a process; (1) the process address space and
(2) its execution point.
The address space is the set of memory locations that
could be accessed during process execution. There exists a
possible path to all the memory locations in that space
during the life of the process. It is this important
characteristic that allows the "distributed" operating
system to be viewed as part of the address space of the
process. The entire address space can be viewed as having
two domains of execution, the user domain and the kernel
domain. Entry to the kernel domain of execution is
additionally restricted to a single entry point.
16

This enhances design and ensures a certain measure of










Fig. 1 Address Space
The execution point is characterized by the state of the
machine at any particular time and consists of the contents
of certain machine registers.
By designing a system as a collection of cooperating
processes, system complexity can be greatly reduced. The
asynchronous nature of the system can be structured
logically by representing each independent sequential task
as a process and by providing interprocess synchronization
and communication mechanisms to prevent race and deadlock
situations during process interactions.
17

If the processes are confined to well-defined address
spaces that do not overlap then they would never interfere
with each other. Some controlled form of overlapping of
address spaces or sharing must exist if there is to be, as a
minimum, coordination between the processes.
B. VIRTUAL PROCESSORS AND SCHEDULING
A virtual processor is an abstraction. It is a data
structure that contains all the required data that describes
the execution point of a process at any given instant.
There is a virtual processor for every process but only one
real processor. Each real processor has up to a fixed
number of virtual processors and each virtual processor has
an "affinity" for a particular real processor. This will be
explained later in terms of the Virtual Processor Map.
The virtual processor also has use of the process stack
which contains the procedure activation records and other
necessary data for the execution of the process. In
actuality the data structure that represents the virtual
processor contains a pointer to this stack. Other data that
represents the virtual processor are "priority" of the
process it is executing, current state of the virtual
processor, and any "event" the virtual processor might be
waiting for.
As all virtual processors have the same components, the
data structures that represent the virtual processors form
18

an array or structure called the virtual processor map
(VPM). The VPM is used by the scheduler to select the
proper eligible process to be executed. After selection,
virtual processor's stack is used to restore the real
processor to the state when it was last executing that
process. This selected virtual processor is now "running"
as opposed to "waiting'* or being "ready" to run. The real
processor, which is a physical object, is always running.
In this case the real processor is the INTEL 8086.
It is the abstraction of the real processor that allows
multiplexing of several processes on a single processor
resource. The high level system calls of the operating
system operate on these virtual processors thus making the
design independent of the configuration of the hardware.
Adding real processors to the system, up to the bandwidth of
the system bus, would not affect the user except that he is
likely to obtain increased performance.
User services available via procedure calls through the
gate can be regarded as an extended instruction set which is
available to the virtual processor but not the real
processors. Rapantzikos uses, as an example, the "Await"
operation. It does not use real processor resources but it
does inhibit the use of the real processor by the virtual




Multiplexing could also be called multiprogramming and
it is facilitated by the abstraction of the real processor
described in the previous section. The execution by the
virtual processor of a sequence of operations is actually
performed by the real processor. However, the sequential
operations may be separated by gaps of time when other
virtual processors are executing a sequence of operations.
This allows efficient use of scarce real processor
resources. Figure 2 shows how several virtual processors
could be mapped into the operation sequence of one real
processor. When each virtual processor is executing on the
real processor it said to be "bound" to the real processor.
The length of each horizontal line represents the amount of
time that virtual processor is bound to the real processor.
Only one virtual processor can be running at any point in
time. However, any number of virtual processors can be
ready-to-be-scheduled or waiting for some other event.
Figure 3 shows the possible state transitions of a virtual
processor
.
For a portion of the time that a virtual processor is
executing, it could be in the kernel domain of execution.
This implementation uses a distributed kernel which is
interruptable and loop free. Thus, the virtual processor
can be interrupted at almost any point in time and continue
on the next time it is scheduled. It should be noted that
20

loop free indicates a condition in which a module which uses



















Fig. 3 Virtual Processor State Transitions
Therefore, multiplexing is the means by which a system
which has more processes than it has processors, can
efficiently schedule those processes and make effective use
of the real processor's time. It also makes the design and
21

implementation of the operating system easier to understand
and document.
D. MULTIPROCESSING
In a multi-processor environment, concurrent processing
is a natural byproduct. The process structure previously
revealed is used to divide a job into separate sequential
tasks that can now be scheduled to run concurrently.
Although the response time for a job might not decrease,
the throughput would increase. Therefore, significant gains
in efficiency can be made.
When multiplexing and multiprocessing are combined, a
system is obtained with a significant throughput advantage
that can react efficiently to asynchronous events. This
implementation uses a single, system-wide, preemptive
interrupt mechanism to signal the need for rescheduling in
the multi-processing environment. Furthermore, the above
requirements reinforce the choice of the 1SBC86/12A to
implement MCORTEX. Commercially-available, general-purpose
hardware is available to interconnect the iSBC86/12A micro-
computers .
It should be noted that in the interest of keeping
MCORTEX small and fast, virtual processors being scheduled
on one real processor will never be scheduled on another.
This is a result of Cox's work in symplifying the design of
MCORTEX. Virtual processors have an "affinity" for the real
22

processor on which they were originally loaded. It must be
remembered that MCORTEX is for a real-time multi-processor
environment and scheduling decisions must take the minimum
time possible. The memory management functions that would
be required otherwise would degrade the performance of the
real-time environment.
E. COMMUNICATION AND SYNCHRONIZATION
For concurrent processing, a job that is composed of
sequential and non-sequential tasks is explicitly divided
into an appropriate structure of processes that can run
concurrently. Inter-process communication and
synchronization are necessary for concurrent processing.
It is the responsibility of the operating system to
provide mechanisms for effective communication between
cooperating processes. There are two kinds of
communications that processes must be able to achieve.
There must exist a way for processes to exchange data. This
is called inter-process communication. There must also exist
a method for processes to order their execution in response
to certain events, particularly events affecting the shared
memory status and validity. Therefore, to utilize the
parallelism and pipelining afforded by multiple processors,
a mechanism is required for synchronization between
processes. Rapantzikos [Ref. 11] made the decision to use
the eventcounts and sequencers of Reed and Kanodia [Ref. 9].
23

This provides automatic "broadcasting" and supports
"parallel signaling". Another reason eventcounts and
sequencers were chosen is because in addition to providing
synchronization, a history of the jobs execution is
maintained
.
The synchronization between processes is supported by
the "Await", "Advance", and "Preempt" functions. Except for
"Preempt", these functions operate on the eventcounts. The
"Ticket" function operates on sequencers. Cox
[Ref. 12:p.26] mentions that the "Ticket" function applied
to sequencers supports the exclusive access of a process to
a shared resource. It is also used to provide odered access
to the resouce on a first come, first served basis.
The number of times an "event" has occurred is
>\ *
represented by an eventcount. Await blocks the currently
running process until a threshold value has been reached for
a particular eventcount. "Advance" increments the current
value for a particular eventcount. Thus, "Await" and
"Advance" can be used to provide cooperation between
processes
.
"Preempt" forces the scheduling of a high priority
process that will then block itself. This is sometimes
required for very critical asynchronous processes. However,
if there still exists higher priority processes that are
ready, they will be scheduled first.
24






The micro-computer selected to initially implement
MCORTEX is the INTEL iSBC86/12A single board computer (SBC).
It is based on the INTEL 8086 16 bit micro-processor.
Detailed descriptions of all the components of the SBC and
the multiprocessor interface, the MULTIBUS, can be found in
[Ref. 1] and [Ref. 2].
A. HARDWARE REQUIREMENTS
1 . Shared Global Memory
Shared global memory is required in this
implementation as the means for virtual processors to
coordinate their communication with each other. The
operating system is resident in the local memory of each
real processor where it is a distributed part of the address
space of each process associated with that processor.
However, data concerning all the virtual processors in the
multi-processor system exists as one copy in shared global
memory. One of the reasons for keeping all virtual
processor data in one structure in global memory is the way
the total structure is operated on by various MCORTEX
synchronization system calls. Those functions as well as




2 . Synchronization Support
To prevent concurrency problems in the shared global
memory, a software lock is used for access to the shared
data base. However, the lock itself has to be protected
from deadlock and race conditions. Therefore, an
indivisible "test and set" mechanism is required. PL/M-86
and ASM86 both support this protection device. In PL/M-86,
the mechanism is the built-in procedure "Lockset"
[Ref. 8
: pp . 12-14 to 12-15]. In ASM86 support comes in the
form of an instruction prefix "lock" [Ref. 5:p.5-9**]. The
"lock" prefix, which is also used in the function "Lockset",
causes the system bus, the MULTIBUS, to be locked during the
duration of the following instruction. This prevents the
interleaving of instructions and/or access by another
processor. Therefore, only one processor can access and
change the global lock variable at any one time if the above
support feature is utilized. By necessary convention, it is
the responsibility of the processor who last had access to
the lock variable to unlock it. Processors are then assured
of mutual exclusion while updating the shared data base. It
is worth reiterating that the system bus is locked only
during the testing and setting of the software lock and not
during the software restricted access to the shared data
base. Normal use of the system bus continues while one real
processor is accessing that part of shared memory protected
by the software lock.
27

3 . Inter-processor Communications
Some method of communication between real processors
is required if the processes they are executing are going to
be synchronized. In the asynchronous real-time environment,
the communication will invariably come in the form of an
interrupt mechanism. The iSBC86/12A supports many different
interrupt schemes. This implementation requires a single
system interrupt that any real processor can use to
"broadcast" an event. Every other real processor has to be
able to recognize it and react to it. This preemptive
interrupt signals to the other processors that a possible
rescheduling of a virtual processor is necessary. The
specific interrupt structure in hardware is detailed in
this chapter in Section D. The software mechanism that
decides which processor should react to the broadcast




Figure 4 shows a general drawing of the multi-
processor system configuration. The CPU's are iSBC86/12A
single board micro-computers that come with 64K bytes of
local memory. In Cox's work an inactive iSBC86/12A's memory
served as the global memory module [Ref. 12:p.49]. The
module was replaced in this implementation with a 32K byte
RAM board compatible with MULTIBUS. Communication with each
23

CPU for the purpose of loading developed software is via the









































2 . The 8086 Microprocessor
The 8086 is well-documented in [Ref. 1] and
[Ref. 2]. This section is intended to give general
knowledge about the 8086.
The 8086 is a high performance, general purpose
microprocessor. The CPU contains an Execution Unit (EU) and
a Bus Interface Unit (BIU). The two units operate
independently of each other. The EU executes instructions
in much the same way as a conventional CPU. But the BIU is
dedicated to fetching instructions, reading operands, and
writing operands which the EU is executing or operating on
respectively. The BIU also "pipelines" or stacks
instructions in an internal RAM array to a level of six.
Thus, a majority of the fetch time in executing instructions
disappears. The number of instructions executed per unit
time significantly increases and idle time on the bus is
minimized .
The 8086 has a 16 bit data path and address space of
one megabyte. The CPU gives direct hardware support to
programs written in the high level language, PL/M-86. Those
very low level routines that must be written in assembly
language are developed in ASM86. The object code modules of
each can be linked together without difficulty. The basic
instruction set provides for direct operations on memory, to
include stack operands. It provides software generated
interrupts, byte translations from one code to another,
30

move, scan, and compare operations for strings up to 64K
bytes in length, multiplications and division of binary
numbers
.
The 8086 has eight 16 bit general registers, four of
which are byte addressable. The remaining four are index or
pointer registers, which could also be utilized as
accumulators like the first four. Figure 5 shows the
organization of the 8086 registers and their principal use.
The 8086 has nine status bits that can be set in the
flag register which is a 16 bit register. The functions of
the status and control bits are listed in Figure 5- One
bit, the IF flag or interrupt flag, has special
significance. If the flag is "1" it enables maskable
interrupts. If it is M 0'' it disables maskable interrupts.
The flag must be initialized for appropriate use in the
operating system. The IF flag will be described in greater
detail in a later section.
3 • Segmentation and Segmentation Registers
The 8086 does not support the notion of explicit
segmentation. For example, it contains no special hardware
to perform memory management functions, segment access
checks, or bounds checking. However, addressing is
"segment-like" as it is two- dimensional. All addresses are
composed of two parts: the base and the offset. 8086
programs view the one megabyte address space of the 8086 as
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The base is an absolute address that points to the low
memory end of a segment aligned on 16 byte boundaries. The
offset is a 16 bit number that indicates position from the
base address. Therefore, any segment can be up to 64K bytes
long and consists of contiguous memory. The segment base
address can point to any location in the one megabyte
address space. As the base segment address can only be 16
bits long, the low four bits are assumed to be zero.
Segments may overlap, partially overlap, be adjacent to each
other, or be disjoint.
The segment registers contain the various segment
base addresses. At any point in time the CPU can address
four segments. The function of the segment registers may
sometimes alternalte but in this implementation they are
used in their default roles. Figure 5 applies to the next
several paragraphs.
The code segment register (CS) contains the high 16
bits of the absolute address of the currently executing code
segment. The register is used in conjunction with the
instruction pointer register (IP) which is an offset value
from the contents of the CS register. Together, these
registers are used in a similar manner to the program
counter of smaller micro-processors. All instructions are
fetched from this segment and the IP always points to the
next instruction to be fetched.
33

The data segment register (DS) contains the starting
address of the current data segment and generally contains
program constants and strings. It is routinely used in
conjunction with the source index register (SI) and the
destination index register (DI). The DS register may be
changed during execution of the program and, normally, each
code segment will have an accompanying data segment.
The stack segment register (SS) is used to implement
the per process stacks required by MCORTEX. It is used in
conjunction with the stack pointer register (SP) and the
base pointer register (BP). Rapantzikos had two stacks in
effect at any one time in his implementation, a kernel stack




74 ] . When Cox simplified
MCORTEX, only one stack remained. As MCORTEX can be viewed
as part of the process address space, there is only a need
for a per process stack. The contents of the SP register
indicate an offset in higher memory from the SS register
contents. SP points at the current top of the stack which
grows towards lower memory and the stack base. Therefore,
the initial value of SP indicates the bottom of the stack.
BP is kind of a utility marker. The first time it is used,
it points to the same location as SP at the beginning of the
stack. If for some reason, a group of arguments are pushed
on the stack (as in preparation for a procedure call), the
BP contents are pushed on the stack and then BP is updated
to equal the current SP (top of the stack). In this way, an
34

activation record is delineated. When it comes time to
discard the arguments, the CPU knows how far back down the
stack to go. (In actuality, the SP is updated with the BP
value on top of the stack. Nothing is ever erased from the
stack. SP and BP are simply constantly manipulated. Growth
of the stack will overwrite some locations.) Stacks can be
up to 64K bytes long and, like all other segments, can be
placed anywhere in the one megabyte address space.
The extra segment register (ES) is typically used
for external or shared data, and data storage.
4. The iSBC86/12A(Single Board Computer)
The iSBC86/12A is a complete computer capable of
stand-alone operation. It is used as the basic processing
node of this multiprocessor system. The SBC includes the 16
bit 8086 CPU, 64K bytes of RAM, a serial communications
hK9terface, three programmable parallel I/O ports,
programmable timers, a programmable interrupt controller,
MULTIBUS interface logic, and bus expansion driver for
interface with other MULTIBUS compatible expansion boards.
There are provisions for the installation of up to 1 6K bytes
of ROM. As MCORTEX progresses it is anticipated that the
operating system will be programmed into ROM.
There are three sets of connections that must be
made to each SBC. By convention one single board computer,
SBC #1, has been selected to provide the MULTIBUS clock
signal. Switches and jumpers for extended addressing must
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be set and there are three jumpers used to implement the
preemptive interrupt system. The system bus clock is
provided by jumping the adjacent pins E 1 05 and E106 on SBC//1
ONLY. The latter two sets of connections are explained in
the next two sections.
C. PHYSICAL ADDRESS GENERATION
1 . General
There are two methods to specify a memory address. One
is the absolute or physical address and the other is the
logical address. There is only one physical address that
will specify a given memory location but there may be
several logical addresses equivalent to one absolute
address. Absolute addresses can range from to FFFFFH.
The following are two examples of how the processor
reconstructs absolute addresses from two-dimensional logical
addresses
:
a. 1234:0000 b. 1200:0340
It should be noted that the base and offset are held in
separate 16 bit registers. The base in both examples is
shifted left four bits and then the offset is adaed . A 20
bit address results which ranges the entire one megabyte
address space.




The shifting of the base is what forces the alignment of
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segments on 16 byte boundaries. It is apparent that the two
different logical addresses are equal to the same absolute
address. The above is an extended address because it falls
outside the range to FFFFH or 64K byte range of a single
processor. Which processor the reference is made to is
discussed in the next section.
2 . Local and Extended Addresses
Addresses outside the range o to FFFFH are extended
addresses from the point of view of a single board computer.
As the other SBC's also have 64K bytes of local RAM, there
must be some way of designating where in the one-megabyte
address space they fall. Locally, the SBC does not need or
recognize the 20 bit address. If one is specified, the SBC
has to know, via the MULTIBUS, where to go. The iBSC86/12A
contains jumpers and switches that allow it to translate 20
bit addresses into local memory. If each SBC is configured
properly, each 64K byte local RAM could be given a unique
identity in the one- megabyte address space as viewed from
the MULTIBUS. Those connections are listed in the next
section. Understanding how local and extended addressing
works, and how absolute addresses are formed from two-
dimensional addresses is important because the
implementation of MCORTEX on the ISBC86/12A depends on it.
The next several paragraphs assume that the SBC's have been
configured as listed above and that the full 64K bytes of
RAM is visible or accessible from the MULTIBUS.
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From the point of view of the monitor currently
resident in ROM on the SBC, the designer can specify
absolute or two-dimension addresses. For example, the
display command, "D", can be executed by typing:
a. .D2345 or b. .D0200:0345
The many ways Example (b) could be listed have already been
explained in Section A. Example (a) will return the same
result. The difference is noted in how the CS and IP
registers will be loaded to fetch the contents at that
location which, incidentally is in local memory. If Example
(a) had been a number greater than FFFFH , the address would
have been "wrapped around" to lower memory. For example:
.D12345
would have returned the contents at 23^5H, as that was
loaded into the SI. DS was assumed to be zero. However, an
example such as:
.01200:0345
would have returned the contents at 12345H, which is
external to the local memory. In this implementation, the
address would have been on SBC #1 at its local absolute
address of 23^5H. SBC #1 as viewed from the MULTIBUS, has
all of the memory from 10C00H to 1FFFFH. A full listing of
these translations will be given in the next section.
From the point of view of the HOL, PL/M-86,
knowledge of local extended addressing is also important.
The compiler represents pointer values differently depending
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on options set at compile time. All code compiled for
MCORTEX and the user processes must be done with the
attribute "LARGE". For example:
:F1:PLM86 PR0CESS5-SRC LARGE
will result in the PLM source file "PR0CES5 . SRC" to be
compiled. The attribute "LARGE" indicates to the compiler
that references outside the 64K byte range of local memory
are to be made, and therefore, address references have to be
represented in a certain way. Specifically, pointer
variables can now have the value to FFFFFH and even if the
source code contains an absolute reference, it will be
represented in memory as two words. The higher two bytes
will contain a base value from to FFFFH and the lower two
bytes will contain an offset value from to FFFFH. For
both the offset and base the least significant 8 bits are in
the first byte and the most significant 8 bits are in the
second byte. This knowledge was used to implement the
diagnostic monitor process so that it could access any
memory from any SBC in the multi-processor system.
[Ref. 6:pp.B-1 to B-8] [Ref. 7:p.5-4 and 8-1] [Ref. 8:p.4-
14 and 8-31
The locator, "LOC86" , also makes use of local and
extended addresses. The locator takes an object module that
has been linked with necessary modules and resolves all
relative referances into actual addresses. To maintain the
integrity of modules during testing and because it is
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necessary to overlay some modules on top of each other,
certain segments are "located" at specific addresses. The
following example comes from the locate command file
actually used to locate the operating system whose file name
is "KORE.LNK":






Absolute addresses have been specified for two modules and a
stack segment. All will be located at local addresses
except for the global data base. An external 32K RAM board
has been attached to the MULTIBUS to serve as global memory.
It will recognize references from the MULTIBUS from E0000H
to E7FFFH. The output of this command is the executable
code module, KORE, that could then be loaded on all the
SBC's. Each SBC would have a copy of MCORTEX in its local
memory and each would "know" where to go to find the global
data base.
3 . Hardware Connections for Local/Extended Addressing
The following are the hardware connections needed to
set up RAM addresses properly for MULTIBUS interface access.
They consist of one jumper connection and eight switch
settings on a dual-inline package (DIP) called S1. Each
board's full 64K byte RAM is made accessible to the MULTIBUS
by setting switches #5 and #6 open on every SBC. Switch #8
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on S1 is always open. Switches 1-4 have to do with
displacement of the base address as seen from the MULTIBUS.
It is necessary to only use switch #1 to indicate a 64K
displacement from the top of a selected 128K byte segment in
the one-megabyte address space. Switches 3-4 are always
open. The jumpers select the 128K byte segment of the one-
megabyte address space where the 64K byte RAM will be
placed. [Ref. 2:pp.2-7 to 2-9]
Table 1. RAM ADDRESSESC MULTIBUS INTERFACE ACCESS)
SBC // Switch #1 Jumper Connections Placement
closed 127-128 00000H-0FFFFH
1 open 127-128 1000CH-1FFFFH
2 closed 125-126 20000H-2FFFFH
3 open 125-126 30000H-3FFFFH
4 closed 123-124 40000H-4FFFFH
5 open 123-124 50000H-5FFFFH
6 closed 121-122 60000H-5FFFFH
7 open 121-122 70000H-7FFFFH
8 closed 1 19-120 80000H-8FFFFH
9 open 1 19-120 90000H-9FFFFH
D. INTERRUPT HARDWARE
1 . Description
As with most other micro-processors, the 8086 does
not possess the capability to directly generate interrupts
destined for other devices. This characteristic is needed
to implement preemptive scheduling. One of the high bits
from one of the parallel ports is used to initiate the
interrupt. The MULTIBUS has eight interrupt request lines
that can be used, INTRO through INTR7- INTR4 was arbitrarily
selected. The output bit from the parallel port must drive
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the interrupt request line and it must follow convention by
using a negative-going-signal on the MULTIBUS interrupt
request line to request interrupt service. A single input
nand gate serves to drive and invert the signal onto the
MULTIBUS. Likewise, the same interrupt request line must be
connected to the programmable interrupt controller (PIC)
which recognizes a positive or positive-going-signal to
initiate an interrupt sequence with the CPU. By using the
single INTR4 line, all SBC's react to the interrupt signal
when one board issues it (as well as the one that issued
it.) This does not create a problem and it will be
explained in the next chapter. In summary, the high bit
from a par/allel port is used to broadcast an interrupt
signal onto the MULTIBUS INTR4 line which is in turn




Figure 6 shows three connections that must be made:
E9 to El 3
E69 to E77
E137 to E142

































































IV. DETAILED SYSTEM DESIGN AMD IMPLEMENTATION
A. STRUCTURE OF THE OPERATING SYSTEM
The distributed modules of the operating system create a
virtual machine hierarchy which controls process
interactions and manages real processor resources. The
operating system is not aware of the details of process
tasks. It knows each process only as an entry in the
virtual process map. It provides processes with scheduling,
synchronization, input/output services, and a diagnostic
process
.
The operating system is constructed in terms of four
layers of abstraction. Each layer, or level, builds upon
the resources created at lower levels (See Figure 7).
Level is the bare machine which provides the physical
resources, real processors and storage, upon which the
virtual machine is constructed.
Level I is the scheduler and operating system support
functions. This is the first layer of the software. It is
closest to the hardware and encompasses the major machine
dependent aspects of the system. Since several of its
functions are directly involved with the hardware, it was
necessary to code some of it in assembly language. This
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system" and a small section of code to initialize physical
devices
.
Level II is the utilities/services level. All user
available services are located here. Input functions were
added and the "Preempt" function was corrected and changed
to reflect the addition of a new system process.
Level III is the supervisor. It is essentially, the
Gatekeeper module of Appendix I, and provides parameter
adjustments for services requested by the user and a single
entry point link to the operating system "Gatekeeper" in
Level II.
Three system processes are "given" to the user. They
are system processes as opposed to user processes because
they are created by the operating system. The initial
process, the idle process, and the new monitor process are
scheduled by the same rules as any user process.
B. SYSTEM DATA BASE
A software lock is provided for the global data base
used by the operating system. It is called "GL0BAL$L0CK"
.
It has nothing to do with any shared data structures in
global memory set up by user processes, but only the system
data base, which is resident in shared global memory.
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1 . Virtual Processor Map
The Virtual Processor Map (VPM) is the major data
base on which scheduling decisions are based. The table is
partitioned into sets of virtual processors. There is one
entry in the table for each virtual processor in the system
and one virtual processor for each process if it has ever
been created. Currently, the table is set to handle ten
virtual processors for each real processor. In addition,
the table can handle ten real processors. Three process
entries occur by default for the idle, initial, and monitor
processes. These processes are created and initialized by
the operating system. A real processor will have ten
contiguous entries in the VPM, seven of which are available
to the user. As the VPM is an array of records, the index
to each record or virtual processor structure is, in effect,
a unique system ID for the virtual processor. Each entry
consists of: a process ID given by the user, current state
of the process, process priority, an eventcount thread, the
threshold value for the event it is waiting for, and the
stack segment base address for the process. The virtual
process ID of FFH and FEH are reserved for the operating
system. FFH is used by the idle process and the initial





2 . Eventcount Table
The eventcount table is for synchronization. It is
an array set up for 100 possible entries consisting of an
event name, current value, and an eventcount thread.
Associated with each entry is an index. Each eventcount
thread is the start of a blocked linked list. If the thread
value is FFH, then that is the end of the list. Otherwise,
is equal to some index value in the VPM. That VPM entry, or
virtual process, will be active and waiting for a certain
threshold value for that eventcount. The VPM entry may
itself contain another thread value indicating that some
other virtual process is waiting on the same event.
However, it could be a different threshold value.
Associated with this eventcount array is the variable
"Events" which indicates how many active events there are
currently in the table.
One event name, FEH, is reserved for the operating
system. It is used to block processes that will never be
awakened by the normal "Advance" mechanism. The initial
process and monitor process are examples. See any INIT
module in the appendicies.
3 . Sequencer Table
The Sequencer Table is used to support process
synchronization and ordering. Space is reserved for 100
sequencers. Each entry consists of a sequencer name and a
value. Associated with the table is the variable
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"SEQUENCERS 1 ' which indicates the number of active entries in
the table.
4. Other System Data
Another structure in shared global memory is the
Hardware Interrupt Flag array. There is one flag for every
real processor, so the maximum size of the array is ten.
The index of the array corresponds to the system unique CPU
number for each real processor that is maintained in each
local memory.
There are two utility variables kept in the system
data base; (1)the number of active real processors, and (2)
an array that keeps track of the number of virtual
processors active on each real processor. The index of the
array corresponds to the system unique CPU number for each
real processor.
"CPU$INIT" is a byte variable that is accessed and
incremented once each time a real processor becomes active.
It is used to establish the system unique CPU number that is
the key to the way all of the information in the system data
base is organized. The reason this method is used, as
opposed to the "Ticket" operation, is to preserve the
hierarchy of the operating system.
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C. LOCAL DATA BASE
The local data base for the operating system is the
Processor Data Segment (PRDS). It contains information that
applies only to the real processor on which it is resident.
It consists of the system unique CPU number, the index of
first entry in the VPM for that real processor, the index of
the last possible entry in the VPM for that real processor,
a counter that reflects the relative amount of time spent in
the idle process, and a redundant variable that reflects the
number of virtual processors currently assigned to the real
processor. This number is maintained in shared memory and
it is derivable from the second and third items in the PRDS.
D. INTERRUPT STRUCTURE
The operating system controls the multiprocessor
environment. A means of communication or signaling between
real processors is required. A single, system-wide
preemptive interrupt signal is the vehicle to accomplish
this. It was arbitrarily chosen to be interrupt-request-4
of the eight available for use. The hardware connections
required to implement the system interrupt are described in
detail in Chapter III, Section D. Software control is
required to ensure that the hardware performs with certain
characteristics and to actually issue the interrupt.
Several problems were encountered in the testing of this
part of the system.
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A brief description of the entire interrupt sequence is
in order first. The operating system finds, in the course
of events, that one or more processes are waiting for an
event that the currently running process just caused. If
any of those waiting processes are associated with the same
real processor, then the scheduler will simply be called to
make a scheduling decision. If those waiting processes are
associated with other real processors, then the operating
system has three things to do: (1) It locates the waiting
processes in the VPM and changes their state to "ready", (2)
It sets the hardware interrupt flag associated with each
real processor, and (3) it issues the single system wide
interrupt signal to indicate to all processors that a
scheduling may be in order. All processors will execute
their interrupt handler which in turn will check to see if
their respective flags are set. If the flag is set, a call
to the scheduler is made. If it isn't, normal execution
resumes. The adopted convention in this implementation is
that the processor issuing the interrupt never sets its own
flag. If it needs rescheduling, the scheduler is called
directly .
At this point it would be good to review Figure 2 in
Chapter III, Section D. Note the positions of the interrupt
driver and the other inverter. There is also a pull-up
resistor on the INTR4 line on the MULTIBUS side of the
interrupt driver. More complete coverage of the hardware
51

devices and their programming is given in [Ref. 3:pp«B-
106 to B-123] and [Ref. 3:pp-A-136 to A-136] for the PIC.
The best reference for the PPI is [Ref. 2].
All of the initialization software for the PPI and PIC
is correct. It will be explained at the end of this
section. However, the misunderstanding of one of those
programmed features caused the poor design of a very small
but critical portion of the operating system. There are two
procedures that issue interrupts, "Preempt" and "Advance".
Cox arranged the instructions for issuance of the interrupt
in the following manner:
0UTPUT(P0RT$CC) = RESET;
0UTPUT(P0RT$CC) = 80H;
In one procedure interrupts were disabled during this
sequence and in the other they were not. Now they are both
disabled consistently. The above sequence is not logical
because the INTR4 line on the MULTIBUS is not reset after
being used. Thus, no one else can use it. Other processors
would not have their interrupts recognized unless the
original processor that sent an interrupt, reset it. They
could send it, but it would have no effect on a MULTIBUS
interrupt line already being held low. That could have
disasterous consequences. Cox's demonstration of two
processors with three processes worked by accident. The
sequence was the only way he could get the other processors
to recognize an interrupt signal. Supposedly both
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processors were issuing interrupts, when in fact only one
was. The demonstration appeared to work because of timing.
An interrupt signal causes all processors to check the
hardware interrupt flags. Therefore, even if an interrupt
signal was missed, the hardware interrupt flag was at least
set. If the one processor that had control of the interrupt
request line could issue another interrupt, then
rescheduling would occur none the less. Additionally, the
controlling process in Cox's demonstration was ten times as
long as the other two combined on the other processor. This
combination of features allowed the system to synchronize.
The moment additional SBC's were added to the system or the
system was loaded down with more processes, it failed to
synchronize and the entire system would idle.
The first step in solving the interrupt problem was to
reverse the two instructions because that was a requirement
for the system to operate asynchronously. Diagnostic
hardware was used to determine why no interrupts were
recognized from this "correct" sequence. It was found that
although the PIC was programmed to be edge triggered, the
active level had to be maintained for a short period before
the interrupt request was recognized by the CPU. In the
corrected sequence, the interrupt request was apparently
being removed or reset too quickly. After arbitrarily
introducing a delay, all other CPU's recognized the
request. It is suggested that an interrupt acknowledge
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system of flags be set up so the interrupting CPU will have
a positive indication that interrupted processors reacted to
the signal.
In testing the generality of MCORTEX once the interrupt
problem was tentatively cleared up, additional SBC's were
added to the system. It was found that an uninitialized SBC
would hold down the INTR4 line. This will kill all
communications between processors. If the additional SBC's
were loaded with MCORTEX and no user processes, then the
system communicated effectively because the operating system
would initialize the PIC's and PPI's. This is the reason in
Appendix A that any SBC with no user process, "idle CPU's",
are initialized first.
MCORTEX has now been tested with four SBC's. One SBC
was maintained as an "idle CPU". Three were loaded with
five processes. The original three processes of Cox with
slight changes were kept. Then an independent system of two
processes was added. The two independent systems share one
of the SBC's. In addition, the new system actually
demonstrated the sharing and passing of information via
common memory. Prior demonstrations only tested
syncrhonization
.
To prevent the system from scheduling
processes in a repeated sequence, input was prompted from a
user. This new demonstration showed truly asynchronous
processes working together and interfering with each other.
54

However, this demonstration does not guarantee the correct
operation of the preemptive interrupt.
A final point needs to be emphasized at this point. The
question has been asked, "Will interrupt requests from
different processors ever overlap?" The answer is no. They
are guaranteed mutual exclusion because the system data
structures are locked before the interrupt request is
issued. No other single board computer can issue an
interrupt until it controls the lock.
To implement the interrupt structure, the PIC and PPI
have to be initialized. The triggering mode, interrupt
vector table address, and the parallel port mode have to be
set. The type (number) of interrupt received is added to
the interrupt vector table control word and multiplied by 4.
The result points to a 2-word (4-byte) memory space in the
interrupt vector table — called the interrupt vector. The
interrupt vector points to the address of the intended
interrupt handling procedure. The interrupt vector consists
of the offset and code segment base address for the
interrupt handler. An interrupt will cause the flag
register, CS register, and the IP register to be pushed onto
the stack. Then, an indirect call is made through the
interrupt vector to the interrupt handler.
Initialization of the 8259 PIC must follow a specific
format and sequence. It can require up to four interrupt
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control words (IWC) for initialization. In our case, only
three are required: IWC1, IWC2, and IWC4.
IWC1 must go to port OCOH. It is 1 3H . It means edge
triggering, no slave PIC's, and IWC3 is not required.
IWC2 must go to port 0C2H. It is 40H. It indicates
that the interrupt vector table starts at 40H x 4 which is
100H. IWC4 must go to port 0C2H. It is OFH. It indicates
8086 mode, automatic end of interrupt, and buffered mode.
The result of the initialization is that in the case of
an INTR4, the PIC will perform the following operation:
4x(IWC2+INTR?/) = 4x(40H + 4) = 1 1 0H
The result is that the interrupt vector address for an INTR4
is 110H. The two words residing at 1 1 OH and 112H will be
used for an indirect call to the INTR4 interrupt handler:
C 1 1 OH] : [1 12H]
The starting address of the interrupt handler must be loaded
to this vector address.
There are three parallel I/O ports. One bit of one of
the ports is used to drive the INTR4 line. Port C and bit 7
are used. See Figure 2 for details on connections. One
control word is sent to port OCEH to indicate that port C




The per-process stack is used to form a virtual
processor which maintains the process state information.
This includes the current execution point, the code and data
segment base addresses, and in a particular instance, all
the working registers. Since this stack reflects the state
of the real processor registers at the time of execution,
this data structure represents a virtualization of the real
processor. By loading the stack segment base location into
the SS and restoring the real processor status from the
stack contents, the process execution can be continued where
it last left off. To change processes, the real processor
status is saved on the current process' stack for future use
and the new process' stack segment is loaded into SS from
the VPM. The real processor status is then restored from
this new stack segment.
A three word header is maintained at the stack segment
base: stack pointer (SP), base pointer (BP), and
interrupt-return-type (INTR$RET). This header is used to
make the proper adjustments and decisions for restoring the
hardware condition during scheduling.
Each process must have its own unique stack. The per-
process-stack is automatically blocked out approximately 125




The scheduler has two different entry points and two
different exit points. The difference exists because of the
different requirements for saving registers.
A normal entry call by a Level II function does not
require any general registers to be saved. The only
register which must be explicitly saved on the stack is the
data segment register (DS). At this time, INTR$RET is set
to "0", indicating a normal scheduler call. The scheduler
executes and process selection and initiation take place.
An interrupt entry call is made through the interrupt
handler which checks the hardware interrupt flags to see if
it is the one for which the interrupt is intended. If so,
all registers are saved in a particular order. INTR3RET is
set to 77H, indicating an interrupt scheduler call. As DS
was already saved, the scheduler is entered at a different
point to avoid that instruction. Process selection and
initiation then take place.
In the common code, the past process' stack status is
saved in the stack heading. Also, the return type indicator
is saved in the stack header to be used when the process is
ever rescheduled. "Getwork" is called to select the highest
priority process that is ready to run. The stack segment
for the selected process is returned in AX. "Getwork"
received the information from the VPM. The scheduler loads
AX into the stack segment register. The context has
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effectively been switched. The new process' stack condition
is restored and the return type indicator is checked to
ascertain the circumstances of the process' last run-time
termination. If the indication is a normal return, DS is
restored and the process returns to its calling point. If
the indication is an interrupt return, then all registers
are restored and the process returns to its execution point
at the time it was interrupted.
The scheduler makes calls to two other utility
functions: "RDYTHISVP" and "RET$VP". "RDYTHISVP" determines
which process is currently running by calling "RET$VP" and
sets it to ready.
G. THE GATE AND GATEKEEPER
The ''Gate" module provides parameter translation and
adjustment to facilitate processing. It directly provides
the public link with user processes for access to system
services. A call to the specific utility function is
processed in the "Gate", from which a further call is made
to the operating system "Gatekeeper ", where a final call is
made to the specific procedure processing the requested
service. The "Gate" module must have been provided the
"Gatekeeper" procedure's address before the "Gate" was
compiled. This address is obtained manually from the
operating system location map in file: "K0RE.MP2" (see end
of App. F) .
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A process cannot assume that an eventcount it is
going to use is already in existence. Any process that will
use the eventcount must create it. The procedure is passed
one parameter: the name of the event to be created in the
eventcount table. It calls "Locate Eventcount" to see if
the named event already exists. If not, it enters the name
in the table and initializes the entry. It then increments
the number of events; "EVENTS". If the named event is found





The "ADVANCE" procedure increments the named
eventcount and broadcasts this to the processes awaiting
this particular event, via a thread. (See Chapter IV,
Section C, Subsection 2 for an explanation of the thread.)
To awaken a process, its state is set to ready. If the
awakened process is associated with the same real processor,
then the scheduler is called to reschedule all eligible
processes (ready processes) for the real processor. If the
awakened process is associated with another real processor,
then the hardware interrupt flag for that real processor is





''Await" is passed two arguments; (1) the event's
name, and (2) the threshold value of the event it is waiting
on. The current value of the named eventcount is checked.
If the current value is less than the threshold value, the
process is blocked and its state is set to waiting. The
blocked process is added to the head of the thread. The
scheduler is then called to select another eligible process




"Read" is passed two parameter; (1) the eventcount
name, and (2) a return pointer. The procedure obtains the
current eventcount value and returns it to the calling
process by using the pointer as a base for the value to be





"Create Seq" is passed the name of the sequencer to
be created. The Sequencer Table is searched by "locate Seq"
like the Eventcount Table to see if it exists. If it
exists, then a simple return is executed. If it does not
exist, the name is entered into the table and the other
entries are initialized. The number of entries in the
table, "Sequencers", is incremented by one. As with
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eventcounts, all processes that use a sequencer must create
it first. They can not assume it has already been created.
6 . Ticket Sequencer
The "Ticket" procedure is passed two parameters;
(1) the name of an already created sequencer and (2) a
return pointer. Its purpose is to obtain a unique
sequential number for the named sequencer. The current
value is returned via the base pointer. The sequencer is
then incremented. With indirect calls, a value can not be
returned directly.
7 . Create Process
"Create Proc" is called from the initial process or
one of the user processes. The parameter passed as input to
the "Gatekeeper" is a pointer. The pointer is used as a
base to a structure to overlay the data parameters supplied
by the user. These user supplied parameters are structured
in the "Gate". The parameters are: process ID, process
priority, process stack segment location, process IP, and
process CS. CS:IP is the starting address of the user
process and it is manually obtained from the memory map
associated with the process (the map may apply to several
processes). Once obtained it is inserted into the initial
module that created it. That module must then be
recompiled, relinked, and relocated. A per-process stack is
established and initialized. The PRDS table and number of
virtual processors on this real processor is updated.
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8 . Preempt Process
"Preempt" is passed only the name of the process to
be preempted. It searches the VPM for the process ID. When
found, the process is set to ready and the scheduler is
called or the processor is interrupted depending on whether
the preempted process is the same real processor or not.
"Preempt" is intended for high priority processes that
block themselves when finished.
"Preempt" was chosen as the vehicle to implement the
second goal of this thesis. Thus, the existing frame work
of the operating system was used to implement the "Monitor
Process". The procedure has a second part that is executed
if the process name is "FEH". That name has been reserved
for the "Monitor Process" which is described in the next
section. The "Monitor Process'' is a high priority
diagnostic tool given to the user. Like the other system
processes, the "Idle Process" and the "Initial Process", the
process is associated with every real processor. "Preempt"
has to search each real processor's set of entries in the
VPM to find each "Monitor Process" and set each one to
ready. It must set the hardware interrupt flags of the
other real processors, but not its own. It issues an
interrupt and all the other real processors are forced into
the highest priority process, the "Monitor Process". For
itself, the scheduler is called and it goes into the monitor
process. With the input services that have been added to
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MCORTEX, the monitor can be scheduled via "Preempt" on a
regular basis or by request.
9 . Communications with Console
ASCII output is by single character or line. "Out
Char" is given a single byte value and "Out Line" is given a
pointer to the beginning of a string. The string should end
in "%" which will stop output. Any ASCII output can be
stopped at the CRT by a "~S" which also freezes the process.
ASCII output is resumed with a "~Q". This ability is useful
to freeze diagnostic output for study.
ASCII input is by single character and it is not
echoed. "In Char" could easily be used to fill a buffer for
line input. Once "In Char" has been invoked, the procedure
waits for the character. An additional service should
probably be added that does not wait.
Hexadecimal input and output exists for byte and
word values in: "Out Num" , "Out Dnum" , "In Num"
,
and "In
Dnum" . Output is interruptable . Input is echoed for both
byte and word values. Illegal characters are ignored.
I. SYSTEM INITIALIZATION AND SYSTEM PROCESSES
1 . System Initialization
The starting address for initiating the operating
system is found in the operating system memory map in file:
"K0RE.MP2" (See App. F). It is usually 100:30. When the
system is initiated, by issuing the monitor command,
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,G1 00: 30<cr> , the operating system initialization routine is
executed. The PPI and PIC are initialized as discussed in
Chapter IV, Section E.
Next a unique, sequential number is obtained and
used to initialize the "CPU$NUMBER in the PROS table for
this processor. This is the identity of this real processor
and is the key to the location of entries in the VPM. The
PRDS is further initialized by using the "CPU$NUMBER" to
calculate the beginning and ending locations in the VPM for
this processor and by setting the number of virtual
processors on this real processor to three.
The VPM is then initialized for the three system
processes. The number of real processors in the system,
"NR$RPS", is updated to indicate another processor has been
added to the system. ("CPU$INIT" could have been used.)
All hardware interrupt flags are cleared and the scheduler
is called.
The stack used during the initialization is the
kernel stack, which is located at the location specified in
the execution of "LOC86'' (see App. F) . In this case, the
kernel stack is at 3000H and its size is 75H. In order to
initialize the stack segment, SS, and stack pointer, SP, the
initialization routine code cannot be in a procedure block.
It must be coded as the main routine operating system
("KORE") module. Neither the initialization routine or the
kernel stack is used again during the system run time.
65

2 . Process Initialization
When the operating system initialization routine is
completed, it calls the scheduler. The scheduler selects the
highest priority ready process to run. Initially, that will
always be the initial process. This process is intended to
be the vehicle by which the user processes are established
in the tables of the operating system. It is assumed that
the programs are already loaded in memory as characterized
in the creation specification.
During the linking and locating of the operating
system, the file, "INITK", was included and located at
2800H. This file acts as a dummy to establish the space and
starting location for the operating system's reference. It
is a valid initial process module, but it will normally be
overlayed by an "INIT" procedure modified and loaded by the
user. The user must locate his "INIT" module at 2800H in
this implementation.
The "INIT" file must fit the prescribed format as
provided and enough space must be reserved for it by the
locate command. The user only modifies one area of the
file. He provides the absolute parameters required in the
call to the "Create Proc" procedure. One call must be made
for each process. The user can create up to 7 processes per
real processor for a system total of 70.
Also, of concern to the user, is the intended stack
location. At the desired stack location, the user must
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allow enough space for a stack of 120H bytes. The user
process must be coded in procedure blocks so the stack
segment, SS, and the stack point, SP, will not override what
is provided by the operating system. The user process
procedure block should have the attribute "public" so that
the address can be obtained from the location map to be used
as parameters for process creation. See Section I,
Subsection 7 of the chapter.
The "INIT" process will create the processes
specified, then block itself with a call to "Await". This
allows the newly created processes to be scheduled and run




The idle process has the lowest priority of any
process. It is selected by the scheduler only if there are
no other eligible processes (i.e., all others are blocked).
When selected, its only function is to update the counter
contained in the real processors own PRDS table at
approximately one second intervals. Thus, a rough measure
of time is obtained when this real processor is doing no
useful work.
4 The Monitor Process
This high priority system process is scheduled by
all processors at the same time. No matter which process
preempts the "Monitor Process", the entire system will be
"put to sleep". The entire system address space is then
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accessible from the serial port of any processor
simultaneously. Each processor exits the ''Monitor Process"
individually and in any order. The user could leave an
"idle CPU" in the monitor. However, the user must realize
that data could be changing while he is accessing it. The
system would then resume normal scheduling.
A primary motivation for implementing the "Monitor
Process" was that there was no way to examine memory for
diagnostic purposes until after the system had run its
course or the designer stopped it arbitrarily. Now, memory
can be examined on a synchronized basis with the occurence
of specified events. A record of transactions with the
process can also be secured to a line printer
simultaneously
.
Appendix C contains a summary of the monitor
commands which closely mimic those of the resident monitor.
J. METHODS AND FACILITIES
Software development for MCORTEX was accomplished on an
Intellec MDS 800 developmental system under the INTEL
Systems Implementation Supervisor (ISIS-II). The MDS 800 is
based on the 8080 microprocessor. ISIS-II is a diskette
operating system. The MDS system has two double density
disk drives. Object code for the 8086 is developed on the
MDS 800 and down loaded to the iSBC86/ 1 2A ' s . Readers
unfamiliar with the ISIS-II system are refered to [Ref. 3].
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However, all source code was developed using the text
editor, TED, from Digital Research Inc.
There are two double density eight inch diskettes
necessary to continue implementation of or to examine
MCORTEX and test process source code. KLINEF.A1 contains
module source code, relocatable code modules, executable
code modules, memory maps and basic ISIS-II utilities.
KLINEF.B1 contains all the module processing programs such
as the linker, locator, assembler, and compiler. Because,
these programs are large, they are stored on a separate
diskette. Output from the module processing programs goes
to KLINEF.A1. Appendix C contains annotated directory
listings of both diskettes.
External hardware connections required to set up the MDS
800 and SBC's in order to facilitate communication are
detailed in Appendices A and B. Appendix A is a detailed
"pre-power-on" and "post-power-on" checklist to load the
single board computers. Appendix B contains a drawing that
describes the physical make-up of the transfer hardware.




However, only three are required. See Appendix B for
further details.
1 . The PL/M-86 Compiler
As software modules must be compiled individually,
no command files for use with the ISIS-II utility, SUBMIT,
were established [Ref. 3:pp-3-13 to 3-14]. The following
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controls were found to be useful: PRINT(:LP:), NOPRINT,
CODE, and LARGE. The use of the control LARGE is mandatory
as discused earlier. It causes the compiler to represent
addresses in such a way that the whole megabyte range of the
8086 can be used. See Chapter III, Section C, Subsection 2
for additional information on addressing modes. The
following references contain more details concerning run-
time representations by the compiler when the LARGE control
is used: [Ref. 7 :pp
.
3-1 3 to 3-14, 5-1 to 5-5, 8-1]. Other
pertinent references concerning the compiler are: assembly
language module linkage [Ref. 7:pp-9-1 to 9-3] and the
preemptive interrupt process [Ref. 7:pp.10-1 to 10-4].
2. Link86(Linker)
LNK86 takes object code modules, combines them, and
resolves external references from each individual module.
The resulting relocatable file has the default file
extension, ".LNK". No controls are necessary. Two command
files, "LNKK.CSD" and "LNKP.CSD", which have been
established can continue to be used in the future.
''LNKK.CSD*' contains the commands to link all the object code
modules that compromise MCORTEX. "LNKP.CSD" contains the
three commands that link the user modules into the three
modules that will, after further processing, be loaded onto




3 . Loc86( Locator)
Use of the locator is a little more involved. This
program assigns addresses to the relocatable code modules
that come from the linker. It requires knowledge of how
modules are organized in the system address space both by
the user, and by the operating system designer.
[Ref. 4:Chapter 4] gives the best description of how the
locator handles modules. The two command files, :f LOCK.CSD"
and "LOCP.CSD", established for the locator will also
provide most of the knowledge required to locate user code.
Eventually, after more extensive testing, MCORTEX will be
tuned and compressed to the maximum extent possible so that
it can be put on EPROM. Currently, modules are well
dispersed to facilitate design and development.
One type of output file from LOC86 is the ".MP2"
memory map file. In addition to valuable diagnostic
information, several critical pieces of information from
these file are necessary for the correct operation of
MCORTEX and the user process. There are essentially three
items; (1) the location of the gatekeeper, (2) the starting
addresses of user code, and (3) the starting point of the
operating system. Warning remarks in the source code detail
what and where these items are. In addition, later sections
in this chapter will discuss those items.
Upon examining any ".MP2" file, a ''WARNING 56:..."
will at certain times appear. For example, see K0RE.MP2 in
71

Appendix E. This is caused by intensionally overlaying some
kind of segment in space that was previously reserved. The
warning should not cause too much concern. See the memory
map from P03 in Appendix K for a more clear cut example.
The effort in the last example was to prevent any code being
put next to the initial process code. See [Ref. 4:Chap. 3]






The pricipal goals of this thesis were met. The
generality of MCORTEX was tested and demonstrated. Two
problems were uncovered: (1) The interrupt mechanism does
not appear to be totaly satisfactory and (2) the issue of an
inactive SBC bringing down the system will eventual have to
be addressed. The system was demonstrated with four single
board computers and there appears to be no reason why the
additional six cannot be added. Actual synchronized sharing
of data was demonstrated. Two independent user systems
operating simultaneously was demonstrated. The system was
prevented from scheduling processes in a fixed sequence by
introducing user interaction. User input services have been
added to MCORTEX and a method was found within the existing
framework of the operating system to incorporate dynamic
interaction with the operating system itself. The total
address space is now accessible from any single board
computer for system debugging and examination.
Additionally, the operating system can be continued without
reinitializing the system. "Preempt", which had never been
tested, is now used to evoke the "Monitor Process".
Three possible problem areas were cited by Cox in his
thesis. The cause of the first one was acertained . A
weakness in the interrupt system has been clearly
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identified. A possible problem with the eventcount thread
was not examined as it did not immediately impact on the
primary goals of the thesis. The third problem cited was
the inablitiy to stop and restart the system without
reinitializing all code. That ability now exists by
selectively preempting the "Monitor Process''
.
Future research with MCORTEX should concentrate on
taking precise timing and performance measurements while the
system is heavily loaded down. The second possible problem
cited by Cox, mentioned above will also have to be examined.
The process stacks should also be examined to dynamically
confirm capacity usage as there are no definitive
guidelines upon which to base stack size. A system of
hardware interrupt ackowledge flags will probably have to be





I. PRE - POWER -ON CHECKS
A. SBC's have address translation switches and jumpers
correctly set.
B. SBC's have 3 interrupt jumpers set.
C. SBC #1 has MULTIBUS clock jumper set.
D. No other SBC has MULTIBUS clock jumper set.
E. SBC's and common memory board full seated in odd
slots of MULTIBUS frame. (RAM board can be in any slot.)
F. Remove all serial CRT cables from SBC's.
G. J2 26 pin edge connector on transfer cable can be
hooked up to one of the SBC serial ports at this point.
H. If RS232 transfer-cable has a "null modem" switch on
it, set it to "null modem". This transposes wires 2 and 3«
The switch may alternately be marked "computer to computer"
and "computer to terminal". Set to "computer to computer".
It should always remain in this position.
I. Connect other end of transfer cable (25P RS232
connector) to 2400 baud CRT port of the MDS system.
J. Connect any CRT to the 9600 baud TTY port of MDS
system.
K. Ensure CRT is set to 9600 baud.
L. CRT that will be connected to SBC's should be set to
9600 baud. This step is not mandatory, but recommended.
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M. Each CRT that will be connected to SBC should have
RS232 cable hooked up to serial port. It should lead to
flat 25 wire ribbon and J2 connector so it can eventually be
hooked to serial port of the SBC's.
II. POWER ON PROCEDURES
A. Turn power-on key to ON at MULTIBUS frame.
B. Press RESET near power-on key.
C. Turn power on to all CRT's.
D. Power up MDS disk drive.
E. Power up MDS terminal (If not already done).
E. Turn power-on key to ON at MDS CPU (front panel,
upper left corner).
F. Line printer can be turned on at any time.
III. BOOT UP MDS
A. Place system diskette in drive 0. Executable
modules and SBC861 can be on another diskette in drive 1.
B. Push upper part of boot switch in (It will remain
in that position )
.
C. Press reset and release.
D. When interrupt light #2 lights on front panel, press
space bar on console device.
E. Reset the boot switch by pushing lower part of
switch
.
F. ISIS-II will respond with "-".
G. Line printer can be turned on at any time.
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B. If "*CONTROL*" appears, SBC was not able to set its
baud rate. Press RESET on MULTIBUS frame and start over.
Once set, all SBC's should accept modules.
C. If "Bad EMDS connection" appears, you will not be
able to continue. Check connections. Make sure diskette is
not write protected. Push RESET at frame. Try again.
D. SBC861 will prompt with ".". It will now accept any
monitor command.
E. Type "L KORE" . Wait for
F. Type "L <process filename>". Wait for ".".
G. Type "E" to exit SBC861. It is not a good policy to
switch the transfer cable to another SBC serial port with
out exiting SBC861
.
H. Switch transfer cable to next SBC. Go to A.
V. RUN MULTIPROCESSOR SYSTEM
A. Disconnect transfer cable from last SBC loaded.
B. Connect J2 connector from each CRT to an SBC serial
port
.
C. After all CRT's connected, push RESET on frame to
brake baud rate.
D. On each CRT- press "U" to obtain monitor. Will
respond with " . " .
E. Type "G 1 00 : 30<cr>" at each terminal to start
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MCORTEX. If one of the SBC's is running only MCORTEX and no




SYSTEM INITIALIZATION HARDWARE CONNECTIONS
The following page contains a drawing of the hardware
connections required for transfering code developed on the
MDS 800 to the single board computers. The transfer cable
has two parts, an RS232 cable and a 25 wire ribbon.
The RS232 cable has a 25P connector that mates with the
2400 baud 25S connector on the back panel of the MDS CPU.
The other end is a 25S connector that will mate with the 25
wire ribbon.
The ribbon has a 25S connector for attachment to the
cable. The other end is a 26 pin edge connector that will
mate with the J2 junction on the single board computer. J2
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SBC down load program.
Scheduler & interrupt handler assembly
language source code module.




ANNOTATED DIRECTORY LISTING FOR KLINEF.B1






















LINK86 Object code linker.
LINK86.0V0




SBC861 & The MCORTEX MONITOR
No up to date information on the down load program and
the monitor for the SBC's was found. There is related
material in [Ref. 1] and [Ref. 3:pp-B-179 to B-1833 only.
The "E" (exit) and "L" (load) commands are discussed in
Appendix A. The remaining commands are the same as if you
were dealing with the SBC monitor. Only the form using the
two dimensional address is shown below. Only significant
digits need be displayed.
Command Meaning
.dzzzz : zzzz<cr> Display contents at zzzz:zzzz.
.dzzzz : zzzz#zzzz<cr> Displays contents starting at
zzzzrzzzz for zzzzH bytes.
Same rules as above, except
byte are decoded in to basic
assembly language.







If followed by ",", next byte is
displayed for possible
substitution. <cr> causes
prompt for byte value. ","
or <cr> causes change to take
effect with above rules still
applying.
.dxzzzz : zzzz<cr>
. gxxxx : xxxx<cr>
.x<cr>
. c [name] <cr>




The MCORTEX monitor closely parallels the command
structure of the SBC monitor. There are only three
commands; display, substitute, and exit. Commands are
evaluated on a character by character basis instead of
waiting until a buffer is filled. Once you are in the
monitor, illegal characters are not accepted and pressing
the wrong key will have no effect. If you enter the wrong
command or address, follow through to start over. The full
two-dimensional 8 hex character address must be specified,
key. All commands are prompted for by a ".". See Chapter
IV.
Command Meaning
.d0000:0000<cr> Display one byte at 0000:0000.
":" is automatically inserted.
#FF Display .FFH bytes starting at
0000:0000. FFH is maximum. Once
last digit entered, formated
display starts.
.s0000:0000_ Space cause current contents to
be displayed as: "xx-".
,
Casues offset to be incremented
and new address deisplayed. Same
rules apply.
<cr> Returns monitor command prompt.
After a space and the contents
desired are displayed as: "xx-".




A "," will continue the sequence to
the next location. A <cr> will
terminate it and return the prompt.
.e Return the SBC to MCORTEX. This can





LEVEL II — MCORTEX SOURCE CODE
All of the source code in LEVEL II is contained in file:
LEVEL2.SRC. It is compiled with the LARGE attribute. It is
one of the relocatable code modules in file: KORE.LNK. It
is part of the executable code module in file: KORE. A
memory map for this module is located at the end of Appendix
F. All operating system calls available to the user are
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REMARKS: !!! CAUTION !!! !!! CAUTION !!!
IF NEW USER SERVICES ARE ADDED
OR CHANGES ARE MADE TO EXISTING
SURE THE LOCATOR MA?
ED TO SEE IF THE LOCA
NOT CHANGED. THE ABSOLUTE ADDR
PROCEDURE HAS BEEN SUPPLIED TO
IN FILE: GATE. SRC. IF IT HAS C
ADDRESS SHOULD BE UPDATED
AND RECOMPILED. ALL USER



















OF SEVERAL MODULES ARE LOC
MODULE. HOWEVER, SOME ARE
IN MORE THAN ONE MODULE.
THEREFORE THE MEANING OF T
COMMUNICATED ACROSS MODULE
'NOT$FGUND' USED IN LOCATE
CREATE$EVC IS AN EXAMPLE.
ONE MODULE AND NOT THE OTH
THE CREATION OF ANY NEW EV
OS.
AT THE 3EGINNING




























INT$RETURN LITERALLY '7?h' ;
/*009 6*****************************************************/
/* PROCESSOR DATA SEGMENT TABLE */
/* DELARED PUBLIC IN MODULE 'Ll$MODULE' */












/* 0108************************************v** !{:**** *********/
/* GLOBAL DATA BASE DECLARATIONS */
/* DECLARED PUBLIC IN FILE 'GLOBAL. SRC' */
/* IN MODULE'GLOBAL$MODULE' */
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/*0 15 6** *******##**#************##*****##**###***##***###* ,is/
/* DECLARATION OF EXTERNAL PROCEDURE REFERENCES
/* DECLARED PUBLIC IN FILE 'LEVEL1.SRC'
/* IN MODULE 'LEVELl$MODULE'
VPSCHEDULER: PROCEDURE EXTERNAL; END;




RET$VP PROCEDURE BYTE EXTERNAL; END;
locatesevc : procedure (event$name) byte external;
declare event$name byte;
end;


















BYTE INITIAL CENTERING PREEMT',13,10, '%' ) ,
BYTE INITIAK 'ISSUING INTERRUPT! ! ',13,10, '%')
BYTE INITIAL CENTERING AWAIT', 10, 13,'%')
,
BYTE INITIAL CENTERING ADVANCE ',10,13,'%'),
BYTE INITIALCENTERING CREATE$EVC FOR %"' ) ,
BYTE INITIALCENTERING READ FOR EVC : $'),
BYTE INITIALCENTERING TICKET ', 13 , 10, '%')
,
BYTE INITIALCENTERING CREATE$SEQ %'),
3YTE INITIALCENTERING CREATE$PROC ' ,10,13 ,'%'
)









/** GATE$KEEPER PROCEDURE KLINEF 5-1
/**************************#**^c*xe*****************
/* THIS PROCEDURE IS THE ENTRY INTO THE OPERATING
/* SYSTEM DOMAIN FROM THE USER DOMAIN. THIS IS T
/* ACCESS POINT TO THE UTILITY/SERVICE ROUTINES A
/* ABLE TO THE USER. THIS PROCEDURE IS CALLED BY
/* GATE MODULE WHICH IS LINKED WITH THE USER PROG
/* IT IS THE GATE MODULE WHICH PROVIDES TRAN5LATI
/* FROM THE USER DESIRED FUNCTION TO THE FORMAT R
/* ED FOR THE GATEKEEPER. THE GATEKEEPER CALLS T
/* DESIRED UTILITY/SERVICE PROCEDURE IN L2VFL2 OF
/* OPERATING SYSTEM AGAIN PERFORMING THE NECESSAR
/* TRANSLATION FOR A PROPER CALL. THE TRANSLATIC
/* INVISIBLE TO THE USER. THE GATEKEEPER ADDRESS























/* THE PARAMETER LIST IS PROVIDED FOR CONVENIENCE AND */
/* REPRESENTS .MO FIXED MEANING, EXCEPT FOR '\T. */
/* N FUNCTION CODS PROVIDED BY GATE */
/* BYT BYTE VARIABLE FOR TRANSLATION */
/* WORDS WORD */
/* PTR POINTER VARIABLE FOR TRANSLATION */
/*02?8******************************************** :? 'ies':****'p */



































THEY ARE CALLED SO OFTEN
WOULD BE TOO CLUTTERED.
THEY THEMSELVES PRODUCES 1-0 EFFECTS













re ad (byt, ptr)
j
CREATESPROCtPTR);




































/* CREATE$EVC PROCEDURE KLINE? 5-13-62 */
/* */
/* CREATES EVENTCOUNT FOR INTER-PROCESS SYNCHRONIZATION. */
/* EVENTCOUNT IS INITIALIZED TO IN THE EVENTCOUNT TABLE.*/







/* ASSERT GLOBAL LOCK */
DO WHILE L0CKSET((?GL03AL$L0CK fH9); END;
IP /* THE EVENTCOUNT DOES NOT ALREADY EXIST */
LOCATE$EVC(NAME) = NOT5FOUND THEN DO;
/* CREATE THE EVENTCOUNT ENTRY BY ADDING THE */
/* NEW EVENTCOUNT TO THE END OF THE EVC$TABLS */
EVC$TBL(5VENTS).EVC$NAME = NAME;
EVCSTBL(EVENTS). VALUE = %\
EVC^TBL(EVENTS). THREAD = 255?
/* INCREMENT THE SIZE OF THE EVC$TABLE */
EVENTS = EVENTS + 1J
END; /* CREATE TEE EVENTCOUNT */
/* RELEASE THE GLOBAL LOCK */
GL03ALH0CK = 0»
return;




/* READ PROCEDURE KLIMEF £-19-82 */
/* */
/* THIS PROCEDURE ALLOWS USERS TC READ THE PRESENT VALUE */
/* OF THE SPECIFIED EVENT$COUNT WITHOUT MAKING ANY */
/* CHANGES. A POINTER IS PASSED TO PROVIDE A 3ASS TO A */
/* VARIABLE IN THE CALLING ROUTINE FOR PASSING THE RETURN */
/* VALUE BACK TO THE CALLING ROUTINE. */





evc$value$ret based rets$?tr word?
/* set the global lock */







/* obtain index */
svctbl$index = locate$evc( evc$name )i
/* obtain value */
evc$value$ret = evc$tbl( evctbl$index ) .value;
/* unlock global lock */
global$lock = j
return;
end; /* read procedure */
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/* AWAIT PROCEDURE */
/* */
/* INTER PROCESS SYNCHRONIZATION PRIMITIVE. SUSPENDS */
/* EXECUTION OF RUNNING PROCESS UNTIL THE EVENTCOUNT HAS */
/* REACHED THE SPECIFIED THRESHOLD VALUE, "AWAITED$VALUE . "*/
/* USED BY THE OPERATING SYSTEM FOR THE MANAGEMENT OF */
/* SYSTEM RESOURCES. */
AWAIT: ?ROCEDURE(EVC$ID,AWAITED$VALUE) REENTRANT PUBLIC;
DECLARE
AWAITED$VALUE WORD,
(EVCSID, NEED$SCHED, RUNNING$VP, EVCTBL$INDEX ) 3YTEJ
CALL 0UT$LINE(@MSG18);
/* LOCK GLOBAL LOCK */
DO WHILE LOCK$SET(G>GLOBAL$LOCK, 119); END?
NEED$SCHED = TRUE;
/* DETERMINE THE RUNNING VIRTUAL PROCESSOR */
RUNNING$VP = RET$VP;
/* GET EVC INDEX */
EVCTBL$INDEX = LOCATE$EVC( EVC $ID )
J
/* DETERMINE IF CURRENT VALUE IS LESS THAN THE
AWAITED VALU^ */
if evc$tbl(evctbl$index) .value < awaited$ value then do?
/* block process */
vpm(running$vp). state = waiting;
vpm(running$vp).evc$thread=evc$tbl,evctbl$index) .thread;
v?m(runningsvp).evc$aw$value = awaitedsvalue;
evc$tbl( evctbl$index ). thread - running$vp;
end; /* block process */
else /* do not block process */
need$sched = false;
/* schedule the virtual processor */
if need$sched = true then
call vpscheduler; /* no return */
/* unlock global lock */
global$lock = 0j
return;
end? /* await procedure */
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/* 53 5***** *#*****##****** ****************#####**********##/
/* ADVANCE PROCEDURE KLINEF 5-19-82 */
/if. * /
/* INTER PROCESS SYNCHRONIZATION PRIMITIVE. INDICATES */
/* SPECIFIED EVENT HAS OCCURED BY ADVANCING (INCREMENTING)*/
/* THE ASSOCIATED EVENTCOUNT. EVENT IS BROADCAST TO ALL */
/* VIRTUAL PROCESSORS AWAITING THAT EVENT. */
/* */
/* CALLS MADE TO: 0UT$LINE */
/* VPSCHEDULER (NO RETURN) */
/^c^;^#^c^****************************************************/





(EVC$ID, NEEDSSCHED, NEED$INTR, EVCTBL$ I NDEX ) BYTE,
(SAVE, RUNNING$VP, I, CPU) 3YTEJ
CALL 0UT$LINE((?MSG19);
/* LOCK THE GLOBAL LOCK */
DO WHILE L0CKSET((?GL0BALH0CK,119); END?
RUNNING$VP = RET$VPJ
EVCTBL$INDEX = LOCATE$EVC( EVC$I D)
?




I = EVC$TBL( EVCTBL$INDEX ) .THREAD,*
DO WHILE I <0 2 R 5*
IF VPM(I).EVC$AW$VALUE <= SVC$TBL (EVCT3L$I NDEX ) .VALUE
THEN DO; /* AWAKEN THE PROCESS */
VPM(I). STATE = READY;
VPM(I).EVC$AW$VALUE = 0J
cpu = i / max$vps$cpu ;
if save = 225 then do; /*this first one in list*/
evc$t3l(evctbl$index).thread=vpm(i) .evc$thread;
vpm( i ).evc$thread = 255?
i = evc$tbl( evctbl$index ). thread;
end; /* if first */
else do; /* then this not first in list */
vpm( save ).evc$thread = vpm( i ) .evc$thread;
vpm( i ) .evc$thread = 255?
i = vpm( save ) .evc$threadj
end; /* if not first */
if ( cpu <> prds.cpusnumber ) then do;





ELSE NE3D$SCHED = TRUE;
END,' /* IF AWAKEN */
ELSE DO; /* DO NOT AWAKEN THIS PROCESS */
SAVE = i;
I = VPM( i ).evc$thread;
end; /* IF NOT AWAKEN */
end? /* do while */
if need$intr = true then do; /* hardware intr */







end; /* need$intr */
if need$sched = true then do;
VPM(RUNNlNGiVP). STATE = READY;
call vpscheduler; /* no return */
end; /* if need$sched */
/* unlock the global lock */
global$lock 0j
return;




/* PREEMT PROCEDURE KLINEF 5-19-62 */
/* */
/* THIS PROCEDURE AWAKENS A HI PRIOITT PROCESS LEAVING */
/* THE CURRENT RUNNING PROCESS IN THE READY STATE AND */
/* CALLS FOR A RESCHEDULING. THE HIGH PRIORITY PROCESS */
/* SHOULD BLOCK ITSELF WHEN FINISHED. */
/* IF THE VP$ID IS 'FE' OR THE MONITOR PROCESS, IT WILL */
/* MAKE IT READY WHERE-EVER IT IS IN THE 7PM. THE FOLLOW-*/
/* ING CODE DOES NOT TAKE ADVANTAGE OF THE FACT THAT */
/* CURRENTLY IT IS THE THIRD ENTRY IN THE VPM FOR EACH */
/* REAL PROCESOR. */
/* */
/* CALLS MADE TO: OUTLINE, VPSCHEDULER */
PREEMPT: PROCEDURE( V?$ID ) REENTRANT PUBLIC?
DECLARE (VP$ID,SEARCH$ST,SEARCH$END f CPU, INDEX) BYTE;
CALL OUT$LINE( 3MSG16 )?
IF VP$ID <> 0FEH THEN DO; /* NORMAL PREEMT */
/* SEARCH VPM FOR INDEX FOR ID */
SEARCH$ST = 0J
DO CPU = TO (NR$RPS - 1)
J
SEARCH$END = SEARCH$ST + NR$VPS( CPU ) - 1 J
DO INDEX = SEARCH$ST TO SEARCE$END;
IF VPM( INDEX ).VP$ID = VP$ID THEN GO TO FOUND;
END; /* DO INDEX */
SEARCH$ST = SEARCHSST + MAX$VPS$CPU;
END; /* DO CPU */
/* CASE IF NOT FOUND IS NOT ACCOUNTED FOR CURRENTLY */
FOUND:
/* LOCK THE GLOEAL LOCK */
DO WHILE L0CK$SET(3GL0BAL$L0CK,119); END?
/* SET PREEMPTED VP TO READY */
VPM( INDEX ). STATE = READY;
/* need hardware intr or re-sched */
if ( cpu = prds.cpu$number ) then do;
index = ret$vpj /* determine running process */
vpm( index ). state = ready; /* set to ready */
call vpscheduler; /* no return */
end;
else do? /* cause hardware interrupt */
call out$line(gmsg17);
hdw$int$flag( cpu ) = true;
disable; output*; port$cc ) = 80h;
CALL TIME(l) J
output( port$cc ) = reset; enable;
end;
end,* /* normal preemt */
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ELSE DO? /* PREEMT THE MONITOR */
/* SEARCH VPM FOR ALL ID'S OF 0FSH */
SEARCH$ST = 0J
DO WHILE L0CK$SET(0GL0BAL$L0CK,119); END?
DO CPU = TO (NR5RPS - 1)
;
SEARCE$END = SEARCH5ST + NR$V?S( CPU ) - 1»
/* SET ALL INT$FLAGS EXCEPT THIS CPU'S */
IF PRDS.CPU$NUMBER <> CPU THEN
HDW$INT$FLAG( CPU ) = TRUE?
DO INDEX = SEARCH$ST TO SEARCH$END?
IF' VPM ( INDEX ).VP$ID = VP$ID THEN
VPM( INDEX ). STATE = READY;
end; /* DO */
search$st = searchsst + max$vps$cpu;
end; /* all monitor process set to ready */
/* interrupt the other cpu's and
reschedule this one */
call 0ut$line((?msg17);
disable;
output! port$cc ) = 80h;
call time(i);
output( port$cc ) = reset;
enable;
index = ret$vp;
vpm(index). state = ready;
call vpschedulerj /* no return */
end; /* ELSE
/* unlock global memory */
global$lock - 0;
return;




/* C?EATE*SEQ PROCEDURE XLINEF 5-2e-82 */
/* __—,________,___—________________ __________________________* /
/* CREATOR OF INTER PROCESS SEQUENCER PRIMITIVES FOR USSR */
/* PROGRAMS. CREATES A SPECIFIED SEQUENCER AND INITIAL- */
/* IZES IT TO 0, BY ADDING THE SEQUENCER TO THE END OF THE*/
/* SEQUENCER TABLE. */
/* */
/* CALLS MADE TO: OUT$LINE OUT$CHAR */
/* OUT$HEX */
/**##*##**#*************####**#*####:«!##*######********###**/
CREATE$SEQ: PROCEDURE! NAME ) REENTRANT PUBLIC;
DECLARE NAME BYTE;
/* ASSERT GLOBAL LOCK */






if /* the sequencer does not already exist, ii */'
locate$seq(name) = not$found then do;
/* create the sequencer entry by adding the */
/* new sequencer to the end of the seq$ta3le */
seq$table(sequencers).seq$name
seq$table(sequencers ) .seq$value =
/* increment number of sequencers
sequencers = sequencers + u
end; /* create the sequencer */
/* release the global locx */
global$lock = 0j
return;






/# 086 5** ***************************************************/
/* TICKET PROCEDURE KLINEF 5-20-82 */
/* */
/* INTER-VIRTUAL PROCESSOR SEQUENCER RPIMITIVE FOR USER */
/* PROGRAM. SIMILAR TO "TAKE A NUMBER AND WAIT." RETURNS*/
/* PRESENT VALUE OF SPECIFIED SEQUENCER AND INCREMENTS THE*/
/* SEQUENCER. A POINTER IS PASSED TO PROVIDE A BASE TO A */
/* VARIABLE IN THE CALLING ROUTINE FOR PASSING THE RETURN */
/* VALUE BACK TO THE CALLING ROUTINE. */
/* */
/* CALLS MADE TO: OUT$LINE */





seq$value$ret based rets5ptr fcord;
/* assert global lock */
do while l0ckset(ggl0bal$l0ck,119); end?
call 0ut$line((?msg24) ,*
/* obtain seq$name index */
seqtbl$index = locate$seq( seq$name )j
/* obtain sequencer value */
seq$value$ret = seq$table( seqtbl$index ).s50$valuej
/* increment sequencer */
seq$table( seqtbl$ind?x j.seq$value =
seq$table(seqtbl$index) .seq$value + 1 5
/* unlock the global lock */
global$lock = ;
return;




/* CREATE$PROC PROCEDURE KLINE? 5-20-82 */
/* */
/* THIS PROCEDURE CREATES A PROCESS FOR THE USER AS */
/* SPECIFIED 31 THE INPUT PARAMETERS CONTAINED IN A */
/* STRUCTURE IN THE GATE MODULE. THE PARAMETER PASSED */
/* IS A POINTER WHICH POINTS TO THIS STRUCTURE. */
/* INFO CONTAINED IN THIS STRUCTURE IS: PROCESS ID, */
/* PROCESS PRIORITY, THE DESIRED PROC STACK LOCATION, */
/* AND THE PROCESS CODE STARTING LOCATION WHICH IS */
/* IS TWO ELEMENTS: THE IP REGISTER (OFFSET) AND THE */
/* CS REGISTER (CODE SEGMENT). */
/* */
/* CALLS MADE TO: OUTLINE */
/**********$***********************************************/
CREATE$PROC: PROCEDURE ( PROC$PTR ) REENTRANT PUBLIC?
DECLARE
PROC$PTR POINTER,









DECLARE PROC$STACI$PTR POINTER AT(GPSl),


































PROC$STACK.CS = PR0C$TA3LE .PROC$CS ;
PROC$STACK.FL = 200HJ /*SET IF FLAG (ENABLE INTR)*/
/* SET GLOBAL LOCK */
DO WHILE L0CKSET(GGL0BAL$L0CK,119); END;
IF PRDS.V?S$?ER$CPU < MAX$VPS$CPU THEN DC?
TEMP = PRDS.VPS$PER$C?U + PRDS . VP$START;
VPM( TEMP ).VP$ID = PROC$TABLE.PROC$ID?
YPM( TEMP ). STATE = 01; /* READY */
VPM( TEMP ).VP$PRIORITY = PR0C$TA3LE .PROCSPRI
;
VPM( TEMP ).EVC$THREAD = 255;
VPM( TEMP ).EVC$AW$VALUE = 01
VPM( TEMP ).SS$REG PROC$TABLE .PROC$STACK$SEG :
PRDS.VPS$PER$CPU = PRDS .VPS$PER$C?U + 1?
?RDS.VP$END = P?.DS.VP$END + 1J
NR$VPS( PRDS.CPU$NUMBER ) =
NR$7?S(PRDS.CPU$NUMBER) + 1»
END; /* DO */
/* RELEASE THE GLOBAL LOCK */
GLOBALiLOCI = 0;
return;




/* IN$CHAR PROCEDURE KLINEF 5-22-62 */
/# */
/* GETS A CHAR FROM THE SERIAL PORT. CHAR IS !!!NOT!!! */
/* ECHOED. THAT IS RESPONSIBILTY 07 USER IN THIS CASE. */
/* INPUT TO SERIAL PORT VIA SBC861 DOWN LOAD PROGRAM MAY */
/* NOT BE ACCEPTED. */
/* POINTER IS PROVIDED BY USER SO HE CAN BE RETURNED TEE */
/* CHARACTER . */
/* */
/* CALLS MADE TO: RECV$CAHR */
/#############};{####### *# ;? :£ jj; jj: # #£ £ s£ :£ ^ s£ )}: sje ;£ :£ s;: £ V,; #;$::£ & s£ j{e a}s 5}:£ :£ :js :£ ### :£ /
IN$CHAR: PROCEDURE ( RET$PTR ) REENTRANT PUBLIC?
DECLARE
ret$ptr pointer,





end; /* in$char */
/* 1094*****************************************************/
/* IN$NUM PROCEDURE KLINEF 5-22-62 */
/* */
/* GETS TWO ASCII CHAR FROM THE SERIAL PORT, EXAMINES */
/* THE* TO SEE IF THEY ARE IN THE SET 0..F HEX AND FORMS */
/* A BYTE VALUE. EACH VALID HEX DIGIT IS ECHOED TO THE */
/* CRT. IMPROPER CHAP ARE IGNORED. NC ALLOWANCES ARE */
/* MADE FOR WRONG DIGITS. GET IT RIGHT THE FIRST TIME. */
/* IF YOO ARE INDIRECTLY ACCESSING THE SERIAL PORT VIA */
/* THE S3C861 DOWN LOAD PROGRAM FROM THE MDS SYSTEM */
/* INPUT MAY NOT BE ACCEPTED. A POINTER IS PASSED BY THE*/
/* USER SO THAT HE RETURNED THE CHARACTER. */
/* */
/* CALLS ^ADE TO: IN$HEX */
IN±NUM: PROCEDURE ( RETSPTR ) REENTRANT PUBLIC;
DECLARE
ret$?tr pointer,





end; /* in$num */
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/* 11 29***************************************** ************/
/* OUT$CHAR PROCEDURE KLINE? 5-20-82 *// */
/* SENDS A "BYTE TO THE SERIAL PORT */
/* */
/* call made to: send$char */
out$char: procedure( char ) reentrant public;
declare char byte;
disable;





/* OUT$LINE PROCEDURE KLINE? 5-20-62 */
/* #/
/* USING A POINTER TO A BU??ER IT WILL OUTPUT AN ENTIRE */
/* LINE THRU THE SERIAL PORT UNTIL AN '%' IS ENCOUNTERED */
/* OR 30 CHARACTERS IS REACHED—WHICH EVER IS FIRST. CR'S*/
/* AND LP'S CAN BE INCLUDED. */
/* */
/* CALLS MADE TO: SEND$CHAR */
OUT$LINE: PROCEDURE( LINE$PTR ) REENTRANT PUBLIC-
DECLARE
LINESPTR POINTER,
LINE BASED LINE$PTR (80) BYTE,
ii 3yte;
disable;
DO II = TO 79?
I? LINE( II ) = '%' TEEN GO TO DONE;








/* c5t$NUM PROCEDURE KLINEF 5-23-S2 */
/* */
/* OUTPUTS A BYTE VAULE NUMBER THRU THE SERIAL POET */
/* */
/* CALLS MADE TO: OUTiHEX */
/*>x**#*#*#***#****##***^*«****** ^«**********************##*#/
out$num: ?rocedure( num ) reentrant public;
declare num 3ttej
disable;




/*l 21 3***************************************** ************/
/* IN$DNUM PROCEDURE KLINEF 5-22-82 */
/* */
/* GETS FOUR ASCII FROM SERIAL PORT TO FORM WORD VALUE. */
/* CRITERIA ARE THE SAME AS IN PROCEDURE IN$NUM. */
/* */
/* CALLS MADE TO: IN$HEX *//#************************ **s;e************* ********sjc*****r;«**
/
/
IN$DNUM: PROCEDURE ( RET$PTR ) REENTRANT PUBLIC;
DECLARE
RET5PTR POINTER,




H SHL( H, 8 );
L = lN$HEXt












/* OUTPUTS A WORD VALUE NUMBER VIA THE SERIAL PORT */
/* */
/* CALLS MADE TO: OUT$HEX */





SEND = HIGH( DNUM )?
CALL OUT$HEX( SEND );
SEND = LOW( DNUM )J





/* RECV$CHAR PROCEDURE KLINEF 5-22-32 */
/* */
/* BOTTEM LEVEL PROCEDURE THAT OBTAINS A CHAR FROM THE */
/* SERIAL PORT. PARITY BIT IS REMOVED. CHAR IS !!NOT!! #/
/* ECHOED. */
/* */
/* CALLS MADE TO: NONE */
RECV$CHAR: PROCEDURE 3YTE REENTRANT PUELICJ
DECLARE
CHR BYTE?
/*chech port status bit 2 for rscei ve-ready signal */
do while (in?ut(0dah) and 02h) = 0? end;







/* SENDSCHAR PROCEDURE KLINEF 5-20-62 */
/* */
/* OUTPUTS A BYTE THRU THE SERIAL PORT. THIS IS NOT A */
/* SERVICE AVAILABLE THRU THE GATEKEEPER BUT IT IS CALLED*/
/* BY MANY OF THOSE PROCEDURES. IT WILL STOP SENDING */
/* (AND EVERYTHING ELSE) IE IT SEES A ~S AT INPUT. ~0 */
/* WILL RELEASE THE PROCEDURE TO CONTINUE. */
/* THE USER BEWARE!!!!! THIS IS ONLY A DIAGNOSTIC TOOL */
/* TO FREEZE THE CRT FOR STUDY. RELEASING IT DOESN'T */
/* ASSURE NORMAL RESUMPTION OF EXECUTION. (YCU MAY FORCE*/
/* ALL BOARDS TO IDLE FOR EXAMPLE.) */
/* */
/* calls made to: */
send$char: procedure (char ) reentrant public-
declare (char, inchr) byte;
/* check port status */
inchr = ( input (0d8h) and 07fh ) 5
if inchr 13h then
do while (inchr <> 11h)j
if ( (input(0dah) and 02h) <> 0) then
inchr = (in?ut(0d8h) and 07fh);
end;







/* IN$HEX PROCEDURE KLINEF 5-22-32 */
/* */
/* GETS 2 HEX CHAR FROM THE SERIAL PORT AND IGNORES ANY- */
/* THING ELSE. EACH VALID HEX DIGIT IS ECHOED TO THE */
/* SERIAL PORT. A BYTE VALUE IS FORMED FROM THE TWO HEX */
/* CHAR. */
/* */
/* CALLS MADE TO: RECV5CH4R */
IN$HEX: PROCEDURE BYTE REENTRANT PUBLIC;
DECLARE
ASCII (*) BYTE DATA ( '0123456789ABCDEF ' ) ,
ASCIIK*) BYTE DATA( '0123456789 ' ,61H,62H ,63H ,64H , 65H
,
66H),
(INCHR, HEXNUM, H, L) BYTE,
FOUND BYTE,
STOP byte;
/* GET HIGH PART OF BYTE */
FOUND = 0;
DO WHILE NOT FOUND;






/* COMPARE CHAR TO HEX CHAR SET */
DO WHILE MOT STOP;
IF (INCHR=ASCII(H)) OF. (INCHR = ASCIIL(H)) THEN DOJ
STOP = 0FFH;
found = 0ffhj
call 5end$char( inch? ); /* to echo it */
end;
ELSE do;
H — H + 1 *
IF H = 10H THEN STOP = 0FFHJ
end; /* ELSE */
END? /* DO WHILE */
H = SHL( H, 4 )J
END; /* DO WHILE */
FOUND = 0?
/* GET LOW PART OF 3YTE */
DO WHILE NOT FOUND;




do while not stop;






L = L + i;
IF L = 10H THEN STOP = 0FFH;
END; /* ELSE */
END? /* DO WHILE */
END? /* DO WHILE */
RETURN (H OR L);




/* ~ OUT$HEX PROCEDURE KLINE? 5-20-82 */
/* */
/* TRANSLATES BYTE VALUES TO ASCII CHARACTERS AND OUTPUTS*/
/* THEM TH^.U THE SERIAL PORT */
/* */
/* calls made to: send$chaf. */
out$hex: procedure(b) reentrant public;
declare b byte;
declare ascii (*) byte data ( '0123456769a3ceee ' )
j
call send$char(ascii(shr'b,4) and 0eh));
call send$char(ascii(b and 0fh));
return;
end;




LEVEL I — MCORTEX SOURCE CODE
All of the source code in LEVEL I, except the scheduler
and interrupt handler, is contained in file: LEVEL1.SRC.
It is compiled with the LARGE attribute. The two exceptions
are written in ASM86 and had to be listed in their own
module. LEVEL I is one of the relocatable code modules in
file: KORE.LNK. It is part of the executable code module
in file: KORE. This module contains utility procedures
used only by the operating system. The memory map for all
of KORE is located at the end of this Appendix. The map
comes from file: K0RE.MP2.
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WARNING: SEVERAL OF TEE LITERAL DECLARATIONS BELOW
HAVE A SIMILAR MEANING IN OTHER MODULES. THAT MEAN-
ING IS COMMUNICATED ACROSS MODULES BOUNDARIES. BE





























/* PROCESSOR DATA SEGMENT TABLE */
/* INFORMATION RELEVANT TO THE PARTICULAR PHYSICAL */
/* PROCESSOR ON WHICH IT IS RESIDENT. */
/* */
/* CPU$NUMPER: UNIQUE SEQUENTIAL NUMBER ASSIGNED TO */
/* THIS REAL PROCESSOR. */
/* VP$START: VPM INDEX OF THE FIRST VIRTUAL */
/* PROCESS ASSIGNED TO THIS REAL CPU. */
/* VP$END: INDEX IN VPM CE LAST VIRTUAL... */
/* 7PS$PER$CPU: THE NUMBER CE VP ASSIGNED TO THIS */
/* REAL CPU. MAX IS 10. */
/* COUNTER: AN ARBITRARY MEASURE CE PEREORMANCE. */






COUNTER WORD) PUBLIC INI TI AL( , ,0 , , )
;
/* GLOBAL DATA BASE DECLARATIONS */
/* DECLARED PUBLIC IN FILE 'GLOBAL. SRC' */
/* IN MODULE 'GLOBAL5MODULE' */









HDW$INT$FLAG( MAX$CPU ) BYTE EXTERNAL,

















/* DECLARATION OF EXTERNAL PROCEDURE REFERENCES */
/* ^E FILE AND MODULE WHERE THEY ARE DEFINED ARE */
/* LISTED. */
initial$?roc: procedure external? end;
/* in file: initkk.src */
/* in module: init^mod */
await: procedure ( evc$ id ,awaited$value ) external?
declare evc$id byte, awaited$ value word;
end;
vpscheduler: ppocedure external? end;
/* in file: sched.asm */
declare intvec la3el external?
/* in file: sched.asm */
declare intrsvector pointer at(0110h) initial (0intvec )
j
/* in file: sched.asm */
/* these diagnostic messages may eventually be removed. */
/* the utility procedures, however, are also used by the */
/* monitor process. they should not be removed. */
DECLARE
MSG1,*) BYTE INITIAL ('ENTERING RET$VP ',13,10,'%'),
MSG1A(*) BYTE INITIAL (' RUNN
I
NG$V?$I NDEX = %'),
MSG4^*) BYTE INITIAL ('ENTERING RDYTHI SV? ' , 13 , 10, '% ' )
,
MSG4A(*) BYTE INITIAL (' SET VP TO READY: V? = %'),
MSG7(*) BYTE INITIAL ('ENTERING GETWORK ' , 13 , 10 , '% ' ) ,
MSG7A(*) BYTE INITIAL (' SET VP TO RUNNING: V? = %'),
MSG7B(*) BYTE INITIAL (' SELECTED$DBR = %'),
MSG10(*) BYTE INITIAL ('ENTERING IDLE$VP ',13,10,'%'),
MSG1K*) BYTE INITIAL ('UPDATE IDLE COUNT ',13,10,'%'),
MSG12(*) BYTE INITIAL ('ENTERING KSRNEL$INIT ' ,10 , 13 , '% ' )
,
MSG20(*) BYTE INITIAL ('ENTERING LOCATE$EVC ',10,13,'%'),
MSG22(*) BYTE INITIAL ('ENTERING L0CATE5SE0 ',10,13,'%'),
*SG23(*) BYTE INITIAL (' FOUND ' ,10 ,13 , '% ' ) ,
MSG24(*) BYTE INITIAL (' NOT FOUND
'







cr literally '0dh \
lf literally '0ah'j
out$char: procedure ( char ) external,'
declare char byte;
end;
out$line: procedure! line$ptr ) external?
declare line5ptr pointer;
end;
out$num: procedure ( num ) external;
declare num eyte;
end;






in$chap: procedure ( ret$ptr ) external?
declare ret$?tr pointer;
end;
insdnum: procedure (ret$?tr) external;
declare ret$ptr pointer;
end;



































POINTER, /* IP.CS */
WORD)' AT(IDLE$STACK$ABS)
INITIAL( 66H, 0, INT$RETURN,
0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0.0,0,0,3,0,
0,0, 0,0, 0,0, 0,0,0, 0,0, 0,0, 0,0, 0,0, 0,0, 0,0,0, 0,0,





























POINTER, /* IP.CS */
WORD) AT(INIT$STACK$ABS
)
INITIAK 66H, 0, INTSRETURN,
0,0, 0,0, 0,0, 0,0, 0,0, 0,0, 0,0, 0,0,0, 0,0, 0,0, 0,0,0,
0,0,0,?, 0,0, 0,0, 0,0, 0,0, 0,0, 0,0, 0,0, 0,0, 0,0, 0,0,
0,0,0,0,0,0,0,0, 0INITIAL$PHOC, 200E )J




















0,0, 0,0, 0,0, 0,0, 0,0, 0,0, 0,0, 0,0, 0,0, 0,0, 0,0, 0,0,
0,0,0,0,0,0,0,0, OMONITOR^PROC, 200H);
/*035 7***************************^********************* :»:* :* :*/
/* PET^VP PROCEDURE KLINEF 5-25-82 */
/* */
/* USED BY THE SCHEDULER TO FIND OUT WHAT IS THE CURRENT */
/* RUNNING PFOCESS. IT'S INDEX IN VPM IS RETURNED. */
/* */
/* calls made to: out$hex outichar */
ret$vp: procedure byte reentrant public;
declare running$v?$index byte?
call out$lineomsg1);
/* search the vp ma? for running process index */
do running$vp$index = ?rds . vp$start to prds .vp$end;
if vpm( running$v?*index ). state = running
then go to found;













/* RDYTHISVP PROCEDURE XLINEE 5-25-82 */
/• */
/* CHANGES A VIRTUAL PROCESSOR STATE TO READY */
/* */
/* CALLS MADE TO: OUT$HEX OUT$CHAR */








vpm(vp) .state = ready;
return;
end? /* rdythisvp procedure */
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/# 046 9** ***************************************************/
/* GETVORK PROCEDURE SLINEF 5-25-32 */
/* */
/* DETERMINES THE NEXT ELIGI3LE VIRTUAL PROCESSOR TO RUN */
/* */
/* CALLS MADE TO: OUT$CHAR 0DT$LINE OUTSDNUM */
/**r *<- %)*•#.* «J* »/»»(- O- *J~ »l* ,', »'- kU «1» *.'- »•* *JU Of *U •>***!* •,'* «JL* »'**V Jb "-'' v'- *,t» -' » ** •>'.. «,V »'* «•*» »** *<- *J« •.'- *,'**** „' . .J, ,1, «.',. k', *JU «J* *>i* *•* -'» »'' -*1" *»"- -'* -'- >'' -'•' /
*»* f"i~ *\* *^* i**i* 'i* n* *v *p 'i* *r *r* *i» nr *r "i* n* n**.* v *r *i* 'r -v tp n* *r *** *i* -*- *?• J.-*c* i* *r *t5 *»* '.* -i* *p*i* *? *»* *i* *»* *** *»" "h i* *»* *P *C *c *p n* i* /
NETWORK: PROCEDURE WORD REENTRANT PU3LICJ





DO /* SEARCH VPM FOR ELIGIBLE VIRTUAL PROCESSOR TO RUN */
I = PRDS.V?$START TO ?RDS.VP$END;
IF /* THIS VP'S PRIORITY IS HIGHER THAN PRI */
((VPM(I) .VP$PRIORITY <= PRI) AND
(VPM(I) .STATE = READY)) THEN DO J
/* SELECT THIS VIRTUAL PROCESSOR */
PRI = 1TPM(I).VP§PRI0RITY;
N = I ;
end; /* if */
end; /* do loop search of vpm */
/* set selected virtual processor */
v?m(n) .state = running;













end; /* getwork procedure */
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/# 053 5******************************************** *********/
/* LOCATE^EVC PROCEDURE KLINEE 5-25-82 */
/* */
/* FUNCTION CALL. RETURNS THE INDEX IN EVENTCOUNT TABLE */
/* 0? THE EVENT NAME PASSED TO IT. */
/* */
/* CALLS MADE TO: OUT$CEAR OUT$LINE */






/* SEARCH DOWN THE EVENTCOUNT TA3LE TO LOCATE THE */
/* DESIRED EVENTCOUNT BY MATCHING THE NAMES */
DO WHILE (MATCH = FALSE) AND ( EVCTBL$I NDEX < EVENTS);
/* DC WHILE HAVE NOT FOUND THE EVENTCOUNT AND HAVE NOT
/* REACHED END OF THE TABLE */
IF EVENT$NAME = EVC$TBL (EVCTBL$INDEX ) . EVC5NAME THEN
MATCH = TRUE?
ELSE
EVCTBL$INDEX = EVCTBL$I NDEX+1
;
end; /* WHILE */
/* if have found the eventcount */
if (match = true) then do?





/* return not found code */
call cut$line(g>msg24);
return not^foundj
END; /* ELSE */




/* LOCATE$SEQ PROCEDURE KLINSF 5-23-32 */
/# */
/* FUNCTION CALL TO RETURN TEE INDEX CF THE SEQUENCER */
/* SPECIFIED IN THE SEQ-TAELE. */
"V
/* CALLS MADE TO: OUT$LINE */
LOCATS$SEC: PROCEDURE! SEQ$NAME ) BYTE REENTRANT PUBLIC;
DECLARE SEO$NAME BYTE;




DO WHILE (MATCH = FALSE) AND (SEQTBL$INDEX < SEQUENCERS);
IF SE05NAME = SEQ$TAELE ( SEQTBL$INDEX ) .SEQ$NAME THEN
MATCH = TRUE?
ELSE
SEOTBL$INDSX = SEOTBL$INDEX + 1J
end; /* WHILE */
if (match = true) then do;
call out$line(0msg23);
return seotbl$index;




end; /* ESLE */




/JL> JU«Li Ju .'., V- »V *U O* *l* -'- **- kb JU .** *U •.'- *JUV« *>*«J* »»# vt- .'-**- -'- »',%** JU^'WU »'* »<- «•# *J* «U ** a# «V **- »•* *'--«.'- ««***« *'- -*- ^- «v ».i- JL JU dU Jb JU «IU U* **» /
^ .,»*!• #y» «-,. <*i*#,* «t* *»• **"• 'r *i* *r» *»**»'» *c *»** *y»o~ *i**v *»*n* "***** *r* *»* *y» *r* *»* *i* v^ *»**<* '** *»* *»* ir *i**p ***¥ T*** *i* *t* nr *o *v *^ A* *<* *r* *p *»* *r *** /
/* SYSTEM PROCESSES */
/* */
/* IDLE PROCESS KLINEF 5-24-S2 */
/* */
/* THIS PROCESS IS SCHEDULED IF ALL OTHER PROCESSES IN */
/* THE VPM ARE BLOCKED. THE STARTING ADDRESS IS PROVIDED*/
/* TO THE irLE$STAC£ AND PLACED IN PRDS . IDLESD3R . A */
/* COUNTER IS INCREMENTED ABOUT EVERY SECOND. THE COUNT */
/* IS MAINTAINED IN THE PRDS TABLE AND IS A ROUGH MEASURE*/
/* OF SYSTEM PERFORMANCE BY GIVING AN INDICATION OF THE */
/* AMOUNT OF TIME SPENT IN THE IDLE PROCESS. */
/* */
/* CALLS MADE TO: PLM86 PROCEDURE 'TIME' */
/* OUTHINE */
/**********************************************************/




/* delays one (1) second */
loop: do i = 1 to 40 j
call time( 250 )j
end;
CALL OUT*LINE(GMSGll);
PRDS. COUNTER = PRDS. COUNTER + 1?
GO TO loop;




/* Monitor process klinsf 5-26-52 */
/* */
/* THE MONITOR PROCESS IS INITIALIZED EY THE OS LIKE */
/* INIT AND IDLE. IT HAS THE RESERVED ID OF 0FEE AND A */
/* PRIORITY OP 0H. IT IS ALWAYS BLOCKED OR WAITING UNTIL*/
/* IT IS PREEMTED EY THE USER. */
/* */
/* CALLS MADE TO: OUT$LINE OUT$CHAR */
/* OUT$DNUM IN$DNUM */
/* IN$NUM */




PTR3 BASED PTR2 POINTER,
ADDR STRUCTURE (OFFSET WORD, BASE WORD),




(INCER, INDEX, VALID$CMD) BYTE?
LOOP: VALID$CMD = 0J
CALL OUT$CHAR(CR)J
CALL OUT$CHAR(LF)J
CALL OUT$CHAR( '. ');
DO WHILE NOT VALID$CMDJ
CALL IN$CEAR((?INCHR) J
IF (INCHR = 'D') OR (INCHR = 'S') OR (INCHR = 'E') THEN
VALID5CMD - 0FFH;
IF (INCHR=64H) OR UNCHR=65H) OR (INCHR=73H) THEN
VALID$CMD = 0FFHJ
I? VALID$CMD = 0FFH THEN CALL OUT$CHAR( INCHR)
J
END; /* DO WHILE */
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IF (INCHR = 'D') OR (INCHR = 64H ) THEN DO?






/* CONTENTS SHOULD NOW BE SET */
DO WHILE (INCHROCR) AND (INCHR023H);
CALL IN$CHAROlNCHR) J
END; /* DO WHILE */
IE INCHR = CR THEN DO;
CALL 0UT$CHAR( '-');




END; /* IE NORMAL 1 ADDR DISPLAY */




DO WHILE QUANTITY > 2;
CALL OUT$CHAR(CR) ;
CALL OUT$CHAR(LF)J




DO WHILE LINECOMPLETE = FALSE;
CALL OUT$CEAR( ' ')?
CALL OUT$NUM(CONTENTS );
ADDR. OFFSET = ADDR. OFFSET + 1!
PTR = PTR3?
QUANTITY = QUANTITY - 1J
IF ( (ADDR. OFFSET AND 000FH)=0) OR
(QUANTITY = 0) THEN LINECCMPLSTE=TRUE
;
END? /* DO WHILE LINE NOT COMPLETE */
END; /* DO WHILE QUANTITY */
END? /* IF MULTI ADDR DISPLAY */
END? /* DISPLAY COMMAND SECTION */
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IF (INCHR='S') OR (INCHR=73H) THEN DO;






PTR = ^TR3 *
/*" CURRENT* CONTENTS SHOULD NOW 3E AVAILABLE */
CALL OUT$NUM( CONTENTS);
L0CP2 = true;
DO WHILE L00P2 = TRUE;




if (inchr = cr) then l00p2 = false;
if (inchr = ', ') then do;
/* skip this addr and go to next for sub */
CALL 0UT$CHARf CR) J
CALL 0UT$CHAR(LF);
ADDR. OFFSET = ADDR. OFFSET + 1?
PTR = PTR3?
call 0ut$dnum( addr. base) j




end; /* if ski? for next sub */
if (inchr = ' ') then do?
call 0ut$char( ' ');
call in$num(3c0ntents);
do while (inchrocr)and( inchro', ');
call in$char(@inchr);
end;
if (inchr = cr) then l00p2 = false;
if (inchr = ', ') then do;
call 0ut$char( ', ')?




CALL 0UT$DNUM( ADDR. BASE);
CALL OUT$CRAR( ': ');
CALL 0UT$DNUM( ADDR. OFFSET);
CALL 0UT$CHAR( '-');
CALL OUT$NUM'CCNTENTS )J
END; /* IF GO TO NEXT ADDR */
END; /* IF CHANGE CONTENTS */
INCHR = 'X'J /* REINITIALIZE CMD */
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END; /* LOOP, CONTINUOUS SU3 CMD */
END? /* SUBSTITUTE COMMAND SECTION */
IF (INCHR='E') OR (INCHR=65H) THEN DO;
/* FIND OUT WHICH VPS IS RUNNING 'ME' */
INDEX = RET$VP;
/* NOW BLOCK MYSELF */
VPM(INDEX). STATE = WAITING;
CALL VPSCHEDULER; /* NO RETURN */
END? /* IF */
GO TC loop;
end; /* monitor process */
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/•»>- t r^ r n i 1' *'' J* *'- -'' ''• -^ *"• -'- *'' *'' - 1' V* ^ *"* J* »'' *"* »u *V -' ' * u ***• - 1* ^ * "^ -''»'' •J- -'- «'-* «'- -'- «.** ->» *'* %** «u *i*«i« J* *v «j#u« u*<x>\i« <b j« a* u, »v » <* •'
'r yi997 vtttWttt^t *r *r *r*P n* *ir*^ *r -v*r *r-v *v*v* v 7!* *pt n*^ "»**»* *r"T» *r 't* i* 7? *F*3C *F *P *i**r i*^? *r» /
or* n* *i- n* n* *i* or *r* n** *** *v t* *r* *r n» *r* «v *v *r- n* <v 'rt 'ffi* i» *" 'r* •f ^» *i» *y» i* *fi *i- n* *? *P "*i* *f* **' *»* *i* *v* -i* I* *>* **> W6 *<* *o *S* 'i5 7i* *i* n* n* /
/* STARTING POINT CF THE OPERATING SYSTEM */
/* */
/* ROUTINE INITIALIZES THE OS AND IS ^OT REPEATED. */
/* TO INITIALIZE THE PRDS TABLE FOR THIS CPU */




/* INITIALIZE P P I AND PIC*/
OUTPUT(PORT^CE) = 80H; /* PPI CONTROL - MAKE PORT C OUTPUT */
OUTPUT(?ORT$C0) = 131; /* PIC - ICW1 - EDGE TRIGGERED */
CUTPUT(P0RT$C2) = 40HJ /* PIC - ICW2 -VECTOR TABLE ADDRESS */
OUTPUT ( PORT $C2) = 0FHJ /* PIC - I CW4 -MCS86 MODE, AUTO EOI */
/* ESTABLISH UNIQUE SEQUENTIAL NUMBER FOR THIS CPU */
/* SET GLOBAL^LOCK */
DO WHILE L0CK$SET(G>GL0BAL$L0CK,119); END;
PRDS.CPU$NUMBER = CPUSINITJ
CPU$INIT = CPU$INIT + 15
/* RELEASE GLOBAL LOCK */
GL03AL$L0CK = 0?
/* SET UP INITIAL START AND END FOR PROC TABLE */
PRDS.VPSSTART = 0;
do zz = 1 to ?rds.cpu$num3er;
prds.vpistart = prds . vp$st art + max$7ps$cpuj
end;
prds.vp$end = ?rds.vp$start + 2;
prds. vps $pe?$cpu = 3;
/* initialize the vp map for idle and i nit proc */
/* and monitor process */
v?m(prds.v?$start) .vp$id = 255j
v?m(prds.vp$start) .state = u
vpm(prds.v?$start).vp$priority = 05
vpm(prds.vp$start) .evc$thread = 255j
vpm(prds.vp$start) .evc $aw$v alue = 0;

































NR$EPS = NP$PPS + li
nrsv?s(pp.ds .cpu$number) = 3;
hdw$int$flag( prds .cpu$number ) = ;
enable;
call vpscheduler; /* NO RETURN */
/******* *j£jje**sjc#*****#***#**#* ***sfc***#3je*3{c** *#*;;«****#*#***#**/






IS IS — 1 1 MCS-86 LC.ATEH, VI. 1 I^'VC^F
L0C86 KORE.LNK ADDRESSES ( SEGMENTS ( S.
STACK(03000H) ,&
INITFOD CODE(028P0H) ,&
GLOBALMODULE D ATA (0^0000E) ) ) 5.
SEGSIZECSTACf (75H) )&
RS(0H TC 0FFFH) M«?
WARNING 56: SEGMENT IN RESERVED SPACE
SEGMENT: (NO NA*?<
BY
SYMBOL TABLE OF MODULE L1MODULE
READ FROM FILE KORE.LNK
WRITTEN TC FILE :E0:KORE
3ASE OFFSET TYPE SYMBOL BASE OFFSET TYPE SYMBOL
0240E 800AH PUB PRDS 0100H 046AH PUB MONITORPROC
ei00E 0420E PUB IELEPRCC 0100H 0381H PUB LOCATES EO
0130E 02S2H PUB LOCATEEVC 0100H 0217H PUB GETWORK
0100E 01C0E PUB RDYTETSVP 0100E 014EH PUB RETVP
0182H 0BB5H PITS OUTHEX 0192E "A30E PUB INHEX
0182E 0A60H PUP SEND CHAR 0182E 0A3DE PUB P. EC V CHAR
0182E 0A11H PUB OUTDNUM 0132E 09D8H PUB INDNUM
0132E 09C0E PUB OUTNUM 0132E C971H PUB OUTLINE
01S2E 0959* PUB OUTCFAR 0182E 293 EE PUB INNUM
0182H 0923E PUB INCEAR 0182E 07DEE PUB CREATEPROC
01S2E 0772H PUB TICKET 0182F 06ECH PUS CREATES EO
0182H 04f7TT PUB PREEMPT 0182* 0334E PUB ADVANCE
0182H 027FH PUB AWAIT 0182E 020BH PUB READ
0182H 0130H PUB CPEaTEEVC 0132H 0060E PUB GATEKEEPER
0264E 0000* PUB VPSCHEDULER0264H 003DE ?UE INTVEC
0280E 0002E PUB INITIALPROCE000H 0190H PUB 7 PM
E000E 04C9E PUB SFQT4BLE E000F ^4C3H PUB SEQUENCERS
E000E 04C7H PUB CPUINIT V000TT 0000H PUP EVCTBL
E000H 04C6E PUBEVENTS E000E 04BCE PUB EDWINTFLAG
E000E 04B2E PUB NP.VPS F000E 04B1E PUB NRRPS
E000H 04B0E PUB GLOB ALLOC K
MEMORY MAP OF MCrULE L1MCDDLE
READ FROM FILE KORE.LNK
WRITTEN TO FILE :F0:KORE
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MODULI! S T ^ ?. T ADDRESS
S 15 ME NT MA?
PARAGRAPH = 01 003 OEESET = 0030H
START S TO] LENGTH ALIGM NAME CLASS
00110H 00113E 00043 A (ABSOLUTE)
01000E 018253 0826F W Ll vODULE CODE CODE
01826E 024083 7BE3H tf L2M0DULE CODE CODE
0240A3 0240AH 00003 w GLCBAL vCrULS C
-ODE
CODE
0240A3 025323 0132E v L1 V0DU1E DATA DATA
0253CH 0261FE 00S4H V L2^0rUIE DATA DATA
02620E 0263D3 001E3 w INITMOD DATA DATA
026403 02640E 0*0?3 n ??SEG
02640E 026E0E 20A13 G SCHEDULER
02800H 02 8 24
3
00253 w INITMOD CODE CODE
03000H 030743 00?53 w STACK STACK
03100H 03173H 007C3 A (ABSOLUTE)
03200H 0327BH 0^7CE a (ABSOLUTE)
03300H 033723 007C3 A (ABSOLUTE)
E0000H E05E4H 05F5E W GLCMLMODULE E
-AT 4
DATA




SCHEDULER & INTERRUPT HANDLER SOURCE CODE
The source code in this appendix is part of LEVEL I, but
it was assembled under ASM86 instead of of compiled. No
special attributes are required for the assembler. The
source code is contained in file: SCHED.ASM. It is linked
along with the other modules of LEVEL I and LEVEL II into




U* %U tfm ala *C V-* »** V* *^ **• V* •'tf *' - -J- -J - - 1* V* >*- **- -J-* -** » - *•> •**- *J- -'' '"J- '- *** -^ *'- **- -'* -'- -'* -*V -*- ~»- -^ V- «J- .', »*„ O* »»- *U dU JU «i* JL *JU »C ,'* O^ «^- O* db WU *.<*
*T n» TT V^* 'i* T* T 1(» n»V l**i« *|fc *k» iip *)* »(* ^»(« - r i* f -v* t *r *i* i- *l* T *l* «t* "f *T* *r ***• *l* *T *l* *T" 1* *V -i* *!• *r "V* *i* *T" *P *T* *»* "P *T" TH HT •»* "V T»
* SCHEDULER ASM FILE KLINEF 2-27-82 *
* if.
* THE FOLLOWING ARE THE EXTERNAL PLM96 PROCEDURES CALLED *


















J SWA? VIRTUAL PROCESSORS. THIS IS ACCOMPLISHED BY
J SAVING THE SP AND BP REGISTERS ON THE STACK, ALONG
J WITH THE RETURN TYPE FLAG AND GETTING A NEW "DBR",
J THE SS REGISTER OR STACK SEGMENT REGISTER OF THE
J PROCESS SELECTED TO RUN NEXT
INTJOIN: MOV SS-.WORD ?TR 0,SP ; SAVE "CURRENT" SP
MOV SS:WORD PTR 2.3P J SAVE 'CURRENT* BP
MOV SSrWORD PTR 4,CX i SAVE IRET_IND FLAG
CALL GETWORK
MOV SS,AX ; SS:= 'SELECTED' SS_REG
J SWAP VIRTUAL PROCESSOR CONTEXT COMPLETE AT THIS POINT




MOV BP,SS:WORD PTR 2




; 3?:= SELECTED 3?














: sjc ## £ s}:#### aj: 3}: sje### 3* # sje ;J: # sje## # :Jt s^ 5}: ##














CALL HARDWARE INT FLAG
MOV AL,0
XCHG AL.ES :HDWINTELAG[BX]
CMP AL,77H J IS
JZ PUSH REST REGS ; IF
SAVE NEEDED REGs TO TEST INTERRUPT FLAG
INT FLAG ON ?









; IF 'NOT' RESUME PREVIOUS
J EXECUTION POINT
PUSH_REST_REGS: PUSH DX J FLAG WAS ON SO NEED
PUSH DS ; PE-SECHEDULE
PUSH SI
PUSH DI
MOV AX,SEG GLOBAL LOCK
MOV ES AX









































MOV CL ,ES:]?RDS[BX] ;get CPU tt
MOV CH ,0 ; RETURN IN BX
MOV BX ,CX
MOV AX ,SEG HDWINTFLAG JSET UP HDV$INT$FLAG
MOV ES , AX ; 5 EGMENT







GLOBAL DATA BASE AND INITIAL PROCESS CODE
Two files are presented here: GLOBAL. SRC and INITK.SRC.
They are both separately compiled with the LARGE attribute.
They are linked into the file: KORE.LNK. They are
represented in the memory map for KORE located at the end of
Appendix E. INITK reserves only the minimum amount of space
required by operating system for the initial process. The
user's initial process may be larger. The user may have to
explicitly reserve more space in the LOC86 command. See the
file: LOCP.CSD for an example. If you look at the KORE
memory map at the end of Appendix F, you will see that the
INITMOD CODE segment is only 25H bytes long.
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/*'*. <j* v* o* »*# *v tjf <J* »** v* sfig *JU V* iftc V^ J* rf# *V *** ***>V »'* sf* »' ' **• ***» *** »^ ^!i *'* *v *** y* »** *V »'£ »V V* ^** **» *te **" *V »V »'' *'* V* *VA sfc **» ate v^ •*•* »** %fe **' *** /
*r»
J|S in* *r if tf. *f vf *»» 5^ ^ ^ ?,•. «^» 5,s ^» *,. ^ . r «t*^ *,* *,- »r^ ^r *,* * (- *,» -v ^? *^ *r i» *r *n 'r nr ?t* *.*» n6 *** -p -nr T" «»* *i* *f *fi *p *r «v» *fi ^* *r v f ~r» /
/*«*X=****** ^Xi*****^*^***^***********^*******^***^**^^***^^^ /
/*0 g************************************ v*********#******/
/* FILE: GLOBAL. SRC
VERSION: KLI NEF 5-25-82
PROCEDURES
DEFINED: NONE
REMARKS :THIS MODULE CONTAINS DECLARATIONS FOR ALL THE
GLOBAL DATA THAT RESIDES IN SHARED COMMON
MEMORY. IT'S LOCATED THERE BY THE LOCATE COM-
MAND AND BY SPECIFYING THAT THE






/* THE FOLLOWING THREE LITERAL DECLARATIONS ARE ALSO */
/* GIVEN IN THE LEVSL1 & LEVEL2 MODULES OF THE OPERATING */
/* SYSTEM. A CHANGE HERE WOULD HAVE TO BE REFLECTED IN */






GLOBAL$LCCK BYTE PUBLIC INITIAL (0) J
/* THIS SHOULD REFLECT THE MAX$CPU ABOVE */
DECLARE
NR$RPS BYTE PUBLIC INITIALi'0),
NR$V?S(MAX$CPU) BYTE PUBLIC
INITIAL (0,0 ,0,0 ,0,0,0,0,0 ,0)5
DECLARE HDW$INT$FLAG(MAX$CPU) BYTE PUBLIC?






/* 7VC 'FE* IS RESERVED FOR THE OP SYS */
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DECLARE CPUSINIT BYTE PUBLIC INITIAL(0);











END; /* MODULE */
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/* INITK MODULE ILINEF 5-27-82*/
/* */
/* THE CODE SEGMENT OF THIS MODULE IS WHAT RESERVES SPACE */
/* BY THE OS FOR THE USER INITIAL PROCESS. THIS IS */
/* EXECUTABLE IN IT'S OWN RIGHT. THUS IE THE USER DOES */
/* NOT PROVIDE AN INITIAL PROCESS THIS ONE WILL EXECUTE, */
/* BLOCK ITSELF, AND IDLE THE CPU. TEE ADDRESS OF THE */
/* INITIAL CODE SEGMENT 15 PROVIDED TO LEVEL1 AND IT IS */
/* REFLECTED IN THE PLM LOCATE COMMAND. THE ADDRESSES */
/* PROVIDED MUST AGREE. THIS PROCESS HAS THE HIGHEST */
/* PRIORITY AND WILL ALWAYS BE SCHEDULED FIRST 3Y THE */
/* SCHEDULER. */
/* */
/* CALLS MADE TO: AWAIT */
INIT$M0D: DCJ
DECLARE
MSG13(*) BYTE IN I TIAL ( 10 , 'ENTERI NG INITIAL PROCESS ',
13,10,'%');
out$line: procedure ( ?tr ) external?
declare ptr pointer;
end;
await: procedure ( name, value ) external;




/* after initialization this process blocks */
/* itself to allow the newly created processes */
/* to be scheduled. */
/* this area should be written over by user init */
/* procedure module. */
call out$line(0msg13);
call await( 0feh , 1);
end; /* initial$proc */




USER GATE MODULE SOURCE CODE
This source code is contained in file: GATE. SRC. It is
compiled with the attribute LARGE. The object code file:
GATE. OBJ is given to the user to link with his initial




/* GATE MODULE FILE 'GATE. SRC' KLINNEF 5-26-32 */
/* */
/* THIS MODULE IS GIVEN TO THE USER IN OBJ FOP.M TO LINK */
/* WITH HIS INITIAL AND PROCESS MODULES. ANY CHANGES TO */
/* USER SERVICES AVAILABLE FROM THE OS HAVE TO 3E */
/* REFLECTED HERE. IN THIS WAY THE USER DOES NOT HAVE TO*/
/* BE CONCERNED WITH ACTUAL GATEKEEPER SERVICES CODES. */
/* */
/* ALL CALLS ARE MADE TO THE GATEKEEPER IN LEVEL2 OF TEE */
./* CS. THE ADDRESS OF THE GATEKEEPER MUST BE GIVEN 3EL0W.*/
/* 00 18*****************************************************/
GATE$MOD: DO;
/* REFLECT GATEKEEPER ADDRESS HERE. GKl=OFFSET, GK2=3ASE */






await: procedure! name, count ) public?
declare name byte, count word?
call gate$keeper( 0, name, count, 0, 0);
return;
end; /* AWAIT */
/*0037***** ********************************************* :*!**/
ADVANCE: PROCEDURE! NAME ) PUBLIC;
DECLARE NAME BYTE;
CALL GATE$KEEPER( 1, NAME, 0, 0, );
RETURN?
END; /* ADVANCE */
/*00 4: 5*****************************************************/
create$evc: procedure! name ) public?
declare name byte;
call gate$keeper! 2, name, 0, 0, )?
return;




create$seq: procedure! name ) public?
declare name byte?
call gate$keeper( 3, name, 0, 0, )?
return;
end; /* ceeate$seo */
/*008 1 *********************************************** ###:*:*#/
TICKET: PROCEDURE ( NAME ) WORD PUBLIC?
DECLARE NAME BYTE?
CALL GATE$KEE?ER( 4, NAME, 0, RETSSPTR )?
RETURN RETS?
END? /* TICKET */
/*005 9 *****************************************************
/
READ: PROCEDURE! NAME ) WORD PUBLIC;
DECLARE NAME BYTE;
CALL GATE-KEEPER ( 5, NAME, 0, RETS$PTR )J
RETURN RETSJ
END? /* READ */
/*0 09 7***************************************** ************/
CREATE5PROC: PROCEDURE! PRCC$ID, PROC$PRI, PROC$STACK$LOC
,
PROC$IP, PEOC$CS ) public;
declare ( proc$id, proc$?ri ) byte,







declare proc$ptp. pointer data (gproc$t able ) j
proc$table.?roc$id = proc$id;
proc$table.?roc$pri = prcc$pri?
?roc$table.?roc$stack$seg = proc $stack$loc / 10hj
procstable.proc$i? = proc$ipj
proc$table.?roc$cs = prcc$cs;
call gate$kfeper< 6, 0, 0, ?roc$?tr );
return;
end? /* create^proc */
142

/# 01 39************************************ *****************/
0ut5char: procedure! char ) puelicj
declare char byte;




out$line: procedure! line$ptr ) public;
declare line$ptr pointer;
/* line must end with '%' */
/* and be less than 80 char */




out$num: procedure! num ) public; /** num is bite **/
declare num byte;
call gate$kseper( 10, num, 0, 0, );
return;
end;
/* 01 6 5***** *********** *************************************/
out^dnum: procedure! dnum ) public; /** dnum is word **/
declare dnum word; /** douele byte **/
call gate$keeper( 11, 0, dnum, 0,0);
return;
end;
/* 01 7 3** ***************************************************/
preempt: procedure! proc$id ) public;
declare proc$id byte;
call gate-keeper ( 7, proc$id, 0, 0, )j
return;
end; /* preempt */
/*01 91 ***************************************** ************/
in$char: procedure (ret$ptr) public;
declare ret$ptr pointer;





insnum: procedure (ret$ptr) public;
declare ret$ptr pointer;
call gatekeeper(13, 0, 0, ret$ptr)j
end;
/*021 2************************************ **** J'e** :*:,«!********/
in$dnum: procedure (ret$pth) public?
declare ret$ptr pointer;
call gatekeeper (14, 0, 0, ret$ptr);
end;






This appendix has three parts. It contains the source
code for one of the user initial processes, INIT1.SRC. The
source code in file, PR0C1.SRC, is provided. They are
separately compiled with the LARGE attribute. They are
linked into P01.LNK and the memory map from file, P01.MP2,
is provided. The executable code file P01 is loaded onto
one of the SBC's.
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'i»T, ¥T*r¥i*'r *? *v» n* 'i* *»* **» *r t* *r *r* *<*•*• *fi f *n *t* nr *r* *o> *r *i* *v *v* *»* *r Is n* *v *r» n* *r *v *r» n» *r *P^ "t6 *i* *r *r *r *v» *<* *r -»* *»* t* ^r *«* /
/* INITIAL P?OCESSS P-l KLINEF 5-27-82 »/
/* */
/* THE CODE SEGMENT OF THIS MODULE WILL BE OVERLAYED ON */
/* A SEGMENT RESERVED BY TEE OS. THIS INITIAL PROCESS */
/* WILL CREATE ALL THE PROCESS THAT WILL RESIDE ON A REAL*/
/* PROCESSOR. ALL CALL TO CREATS$PROCESS MUST 3E MACE */
/* FOR EACH PROCESS. */
/* */
/* CALLS MADE TO: CREATE$?ROC & AWAIT(TO BLOCK INIT) */
/ # sjs ** *** :£:i!cr£*;^*5£*:$:j£*;£** ;£ s^ :t ^i ^s sjc ;p * ;|e j£ :£ s£ sjr X* * * * 3S ** ^ * 3? ^; # 3? ~t * * * * X* X5 X" 5? X* * /
INIT$MODULE: DO;
CREATE$PROC: PROCEDURE { ?ROC$ID, PRCC$?RI,
PROC$STACK$LOC, ?ROC$IP, PROC$CS ) EXTERNAL;
DECLARE ( PROC$ID, PROC$PRI ) BYTE,
(proc^stackiloc, proc$ip, proc$cs) word?
end;





/* * * * ussr area of responsibility *#****/
/* must make call for each process to be created. user */
/* provides all parameters. */
/**********************************************************/
CALL CREATE$?ROC( 1, 253, 7P00H, 06H, 720H )?
/**********************************************************/
/* * * * s N d OF USER RSSPCNS I3LITY * * * */
/**********************************************************/
/* THIS STATEMENT BLOCKS THIS PROCESS AND ALLOWS */
/* THE NEWLY CREATED PROCESSES TO BE SCHEDULED. */
CALL AWAIT ( 0FEH, 1 )J
END? /* PROCEDURE */




PP.OCSID: (BYTE) DESIRED ID FOR PROCESS. 'FE ' IS RESERVED.
PROC$PRI: (EYTE) DESIRED PRIORITY. HIGH IS 0.
LOW IS 255.
PROC$STACK$LOC: (WORD) ABSOLUTE ADDRESS OF STACK. MUST HAVE
ACCESS TO 120H BYTES OF FREE SPACE.
USER PROCESS MUST BE CODED IN PROCEDURE BLOCS.
THE OS PROVIDES ST*CK OF 110H BYTES.
PROC5IP: (WORD) USER PROCESS STARTING ADDRESS OFFSET.





/* PROCESS 1 MODULE KLINEF 6-1-82 */
/* */
/* THIS IS 3ASED ON THE ORIGINAL DEMONSTRATION THAT COX */
/* RAN. */
/* */
/* IMPORTANT! AFTER LINKING AND LOCATING THIS MODULE, */
/* THE ABSOLUTE ADDRESS OF THE PROCEDURE BLOCK LABEL, */




DECLARE CP LITERALLY '0DE',
LF LITERALLY '0AH'J
DECLARE K WORD?
DECLARE CSUPP BYTE DATA (33)
J
DECLARE FLDES BYTE DATA(44);
DECLARE NEW 3YTE DATA.99H);
DECLARE
MSGK*) 3YTE INITIAL! 'PROC #1. INITIAL ENTRY INTO',
'CLUTTER SUPPRESS I ON ',10, 13, '%'),
MSG2(*) BYTE INITIAL ( 'PROC #1. WAIT FOR DATA READY',
10,13,'%'),
MSG3(*) BYTE IN ITIAL( ' PROC #1. PERFORMING CLUTTER',
' SUPPRESSION: FRAME # %'),
MSG4(*) BYTE IN ITIAL ;. 'PROC #1. ADVANCE FILTER ',
'DESIGN EVENT COUNT', 10, 13 '%'),
MSG5(*) BYTE IN ITIAL ( 'PROC #1 ! CALLED READ TWICE.',
' RETURNED: %')
,
MSG6(*) 3YTE IN ITIAL (' PROC #1. CALLED TICKET',
' TWICE. SECOND VALUE RETURNED: %'),








advance: procedure (evc^id ) external?
declare evc$id byte?
end;
create$evc: prccedure( name ) external;
declare name byte?
end;
create$seo: procedure! name ) external;
declare name byte;
end;
ticket: procedure! name ) word external;
declare name byte;
end;
read: procedure! name ) word external;
declare name byte;
END;
out$char: procedure! char ) external;
declare char byte;
end;
out$num: procedure! num ) external?
declare num byte;
end;
cut$dnum: procedure! dnum ) external?
declare dnum word;
end;







/* CREATE SYNCHRONIZATION PRIMITIVES */
CALL CP.EATE$EVC(CSUPP);
CALL CREATE$EVC(FLDES)J
/* CALL READ AS A TEST */
K = ?.EAD( CSUPP);
CALL OUT$LINE( GMSG5 )J
CALL OUT$DNUM( K )?
CALL OUT$LINE(GMSG7);
/* CREATE SEQUENCER PRIMITIVES */
CALL CREATE$SEO(NEW) ;




CALL OUT$DNUM( K )?
CALL OUT$LINE(0MSG7);
/* PROCESS 1 LOOP BEGINS HERE */
i = 1;
DO WHILE (I <= 0FEFEH);
CALL OUT$LINE(0MSG2);
CALL AWAIT(CSU?P,I )J










end; /* WHILE */
END; /* PI */




IS- 1 1 M CS -86 LOCATES, 71.1 INVOKE
L0C86 P01.LNX ADDRESSES (SEGMENTS (£
INITMODULE CODE • 02800H) ,&
CSUPPMODUL2_CODE'07200H) .&
CSU??MODULE_DATA(07500H N ,5.
&ATEMOD COD*(077«0W } ,£,




SYMBOL TABLE CE MODULE INITMODULE
READ FHOM FIL^ P01.LNK
WRITTEN TC FILE :70:?01
BASE OFFSET TYPE SYMBOL B*SE OFFSET TYPE SYMBOL
0280E 0002H PUB INIT 072 0E 0006H PU3 PI
?77?E 022DH PUB INFNUM 077 0E 020CE PU3 INNUM
0770E 01EB- PUB INCHA? 07??E 01C8E PUB PREEMPT
0770H 01A8E PUB CUTDNUM 0770H 0185H PUB CUTNUM
0777H 0164H PUB OUTLINE 0770F 0141H PUB CUTCBAR
0770E 00 T4H PUB CF.EATEPROC 0770^ 37C8E PUB READ
0770H 009CH PUB TICKET 0770E 0079H PUB CREATESEO
077OE 0056E PUB C?E * TFEVC 7777? 7733E PUB ADVANCE
0770E 000EH PUB a W A I
T
MEMORY MA? OF MODULE INITMCDUL 7
READ FROM FILE PP1.LNK
WRITTEN TO FILE :F0:?01
SEGMENT MAP
START STOP LENG m E ALIGN N S ME CLASS
02S00H 02630H 0031E W INIT MODULE_COD
— V
CODE








































This appendix has three parts. It contains the source
code for one of the user initial processes, INIT2.SRC. The
source code for user processes in files, PR0C2.SRC,
PR0C3-SRC, and PR0C5.SRC is provided. They are all linked
into file, P02.LNK. The executable code file, P02 is loaded




/* INITIAL PROCESS P-2,3,5 KLINE? 6-1,82 */
/* */
/* THE CODE SEGMENT OF THIS MODULE WILL 3E 0VERLAY2D CN */
/* A SEGMENT RESERVED BY THE OS. THIS INITIAL PROCESS */
/* WILL CREATE ALL THE PROCESSES THAT WILL RESIDE ON A */
/* REAL PROCESSOR. ALL CALLS TO CREATE$?RCCESS MUST 3E */
/* MADE TOR EACH PROCESS. */
/# #/
/* CALLS MADE TO: CREATE$PROC & AWAIT (TO BLOCK I NIT) */
INIT$MODULE: DO;
CREATE$?ROC: PROCEDURE! PROC$ID, ?ROC$PRI,
?ROC$STACK$LCC f ?ROC$IP, PROC^CS ) EXTERNAL;
DECLARE ( PROC$ID, PROC$?RI ) BYTE,
(PROC$STACK$LOC, ?ROC$IP, PROC$CS) WORD;
END;





/* * * * user area 0? responsibility * * * * * */
/* must make call for each process to be created. user */
/* provides all parameters. */
CALL CREATE$PROC( 2, 24=5, 7?00H, 04H, 720H )J
CALL CREATE$PROC( 3, 253, 9000H, 04H, 920H );
CALL CREATE$?ROC( 5, 254, 3000H, 06E, 820H )J
/* * * * END 0? USER RESPONSIELITY * * * */
/* THIS STATEMENT BLOCKS THIS PROCESS AND ALLOWS */
/* THE NEWLY CREATED PROCESSES TO 3E SCHEDULED. */
CALL AWAIT ( 0FEH , 1 )J
END; /* PROCEDURE */
END; /* MODULE */
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/J> *i* +,Kr «0 -.»* fc'rf *Jt- -A* «JU %V »' - *i* »** -J* »i* %V «jU »j* V' *V «** »•* v* -J* V1* V" V* '"'' »-'* *** "•*?* *** *** *** *** V* V^ V* V* *** V* *** *V *^ »'r »V V* *•* *'» ^'^ ••V *** V** "" ,-* *** *** "'•* »' * /
_Y^ <-,» «Y* *i- *~i* *y» #v t» *i~ -«y- * ,-» '!• *f» <-!• <"p f* «f% *1T* T* "T^ ^^ *T" "ST *l* *Y* ^T* "^ * *C *7fc *<* *•* T" *^" •*T *V* *t* **T* *T™ *f* *S ' *t*1 I4 *l* T * :* * I* *T* *T* *» % 1* *T* ^T* 'T* *V* *T* "T* *"I* *"»'* /
*,, „,, *v- 'c -*< *»* i- *r -r '!> *p
-t» »n I* *»* n6 *Tf »i" *(* ?i* nr *r *i* -i*'r *i* *i* ?i* *»* *p '»* 'i**!* *r ^r *t* *t* "i* *i* '»**»* -r 'i* *^*0 *r nr *r *t- 'i • *i**i^ «-r *i* *i* *<* *r *»" 7
/* PARAMETERS:
?ROC$ID: (BYTE) DESIRED ID FOR PROCESS. 'FE ' IS RESERVED.
PR0C$PRI: (BYTE) DESIRED PRIORITY. HIGH IS 0.
LOW IS 255.
?ROC$STACK$LOC: (WORD) ABSOLUTE ADDRESS OF STACK. MUST HAVE
ACCESS TO 120H BYTES OF FREE SPACE.
USER PROCESS MUST BE CODED IN PROCEDURE BLOCK.
THE OS PROVIDES STACK OF 110H BYTES.
PROCSIP: (WORD) USER PROCESS STARTING ADDRESS OFFSET.
PROC$CS: (WORD) USER PROCESS STARTING ADDPESS BASE. */
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/* PROCESS 2 MODULE KLINEF 6-2-62 */
/* */
/* THIS IS BASED ON THE ORIGINAL DEMONSTRATION THAT CCX */
/* RAN. */
/* #/
/* IMPORTANT! ONCE THIS MODULE IS LINKED AND LOCATED, */
/* THE ABSOLUTE ADDRESS OF THE PROCEDURE ELOCK LABEL, */





DECLARE CSUPP BYTE DATA (33);
DECLARE FLDES BYTE DATA (44);
DECLARE
MSG1(*) BYTE INITIAL! 'PROC #2. INITIAL ENTRY INTO',
' FILTER DESIGN', 13,10, '%'),
MSG2(*) BYTE INITIALC 'PROC #2. WAIT FOR DATA READY',
13 1? '% '
)
MSG3(*) BYTE INITIAL ( 'PROC #2. PERFORMING FILTER ',
'DESIGN ON FRA ME ft %'),
MSG4(*) BYTE I NI TI AL
(
'PROC #2. ADVANCE CLUTTER ',
'SUPPRESSION EVENT COUNT' , Ifl , 13, '%')
,
MSG5(*) BYTE INITIAL(10 ,13 ,'%' )
!




advance: procedure( evc$id ) external;
declare evcsid byte;
end;
create$evc: procedure! name ) external?
declare name byte;
end;





out$dnum: procedure ( dnum ) external;
declare dnum word?
end;
/ip^^c^s^^^c^jjs^c^i^i:^ ^c3^^C5jc^:^c^c^ s£ aS; ~»* ;$£ Jr ^ ^ ^ # *»* ^i* 5?5 5»* 3?; ^-i^ 3£ ^J* -fc^r ^ *r ^ '.; ^ n* ^ ^ ^* ^ 5jc ^i ?Js ^s: ^C5^c ijc '
P2: PROCEDURE PUBLIC?
CALL OUT$LINE(GMSGl);




/* BEGIN PROCESS 2 LOOP HERE */
I = 0;
DO WHILE (I <= 0FEFFH);
CALL 0UT$LINEOMSG2)J










end; /* WHILE */





/* PROCESS 3 MODULE KLIN'EF 6-2-82 */
/# #/
/* IMPORTANT! ONCE THIS MODULE IS LINKED AND LOCATED, */
/* THE ABSOLUTE ADDRESS OF THE PROCEDURE BLOCK LABEL, */





DECLARE CR LITERALLY '0DH',
LF LITERALLY '0AH'?
DECLARE Z BYTE;
DECLARE FLDES BYTE DATAU-i);
/ j|; ^t ^s jj; ^t jj: >|; ^c^ jj; :£ j{s :|t ;$: ;J;^ ;£ ^: 5£ ;£ 5j: -!:* "^* * ** ^i :** ** ***** *** ** *:£* *** **J£** * ** •'.- /
DECLARE
MSG1(*) BYTE INITIAL! 'PROC #3. INITIAL ENTRY',
' INTO FILTER DESIGN PART 2 ' ,10,13 , '% ' ) ,
MSG2{*) BYTE I NI TI AL ( 'PROC #3. WAIT FOR DATA',
' READY', 10, 13, '%'),
MSG3!*) BYTE I NITIAL ( 'PROC #3. PERFORMING PART 2',
' FILTER DESIGN ON FRAME # %'
)
,
MSG4(*) BYTE I NI TI AL ( 10 , 13 , '% ' )
J





advance: procedure( evc $1 d) external;
declare evc$id byte;
end;
create$evc: procedure! name ) external;
declare name byte?
end;
out$line: procedure! ptr ) external;
declare ptr pointer;
end;







/* CREATE THE SYNCHRONIZATION PRIMITIVES */
CALL CREATESEVC(FLDES);
/ v- %** *V •*<-» -J- *V Vf -»- «A*v *V tV *** »** *V *>'- V* i** *** V- -** *** *** %•* »'* - 1- *<•• «V -'- J- -'* *-*f »'' *V -V «*- »** -A* *>'* **» »V •** -•- *** ->- »- -'' «** «V -*«- «•** -*- -'• * ,» *<- // J,* *j* ^* ^» >,-. *-,t ^^ *«» *^» j^ »^ j,t -y» *i* *sr *i* *r* *? *»* •o *i* *<* *»* *^* *i* *i* *»* *o "t* *f* t1* *t* "i *i* mri nf* *** *i* *»* *t* *p "i* *(* 1* i* *V* *tf* *V* *r *** *r* *<" ^P1 *»* *i* /
/* PROCESS 3 LOOP BEGINS HERE */
I = l;
DO WHILE (I <= 0FFFFH);
CALL 0UT$LINE(GMSG2)J
CALL AVAIT(FLDES,I )J





DO Z = TO 50;
call time(250)j
end;
end; /* WHILE */





/* PP.OCESS 5 MODULE KLINE? 6-2-82 */
/* */
/* THIS PROCESS ACCOMPLISHES TESTS OF THE OPERATING SYSTEM*/
/* NOT YET DONE. ALL OE THE NEWLY ADDED INPUT SERVICES */
/* WILL BE TESTED HERE EEFORS THE PROCESS GOES INTO IT'S */
/* LOOP. THIS INCLUDES PREEMT. */
/* THIS PROCESS ACTS ON DATA LOCATED IN A BUFFER IN »/
/* SHARED COMMON MEMORY. PROCESS 4 , RESIDENT IN SOME */
/* OTHER CPU, WILL OUTPUT THE DATA AFTER IT HAS 3EEN PRO- */
/* CESSED. TEE EFFECT WILL BE EVIDENT ON THE SCREEN IF */
/* THEY COORDINATE CORRECTLY. */
/* */
/* IMPORTANT! AFTER LINKING AND LOCATING THIS MODULE, */
/* MAKE SURE THE ABSOLUTE ADDRESS OF THE PROCEDURE BLOCK */
/* LABEL, 'P05', HAS BEEN REFLECTED IN THE INITIAL PRO- */










GLOBAL$EUFFER(70) BYTE AT '0E0700H),
LOCAL$BUFFER (70) BYTE,
PROC4$5$EVCl BYTE INITIAL (10H),
?R0C4$5$EVC2 BYTE INITIAL (11H);
/ * *** *************** ** :£#**:}:*********#**£:}:**#** *;;:*# *#****#*;}: /
DECLARE
MSG1(*) BYTE INITIAK 'PROC #5. INITIAL ENTRY%'),
MSG2'*) BYTE I NITIAL( 10 , 13 , 'PROC #5. PROCESSING DATA',
' IN SHARED BUFFER%'),
MSG3(«) BYTE I NITI AL ( 10 , 13 , 'PROC #5. FINISHED PROCESS',
'ING',13,10,'%')
,
MSG4(*) BYTE I NITIAL( 10 , 13 , 'DC YOU WANT TO PREEMPT THE',
' MONITOR(Y OR N )?%'),
MSG9^*) BYTE INITIAL(10 ,13, '% ') j
/#**####* £#;{!!{=#****** ************** ************* jjcs^^jjssiejj: ## ;jc # sjc jjs /
await: procedure(evc$id,awaited$value) external;




ADVANCE: PROCEDURE ( SVC $ ID ) EXTERNAL;
DECLARE EVCSID BYTE;
end;
cpeatesevc: procedure (name) external?
declare name byte;
end;
create$seq: procedure ( name ) external?
declare name byte;
end;
out$chap: procedure ( cha r ) external;
declare char byte;
end;
in$char: procedure( ret$ptr ) external;
declare ret$ptr pointer;
end;
preempt: procedure ( vp $13) external;
declare vp$id byte;
end;
outline: procedure (ptr) external;
declare ptr pointer;
end;
insnum: procedure (ret$ ptr) external?
declare ret$?tr pointer;
end;
in^dnum: procedure (ret$ ptr) external;
declare ret$ptr pointer;
end;
outsdnum: procedure (words ) external;
declare words word;
end;
















/* PROCESS 5 LOOP BEGINS HERE */
DO WHILE FOREVER,*
CALL AWAIT(PR0C4$5$EVC1,K) ;
IF K = 35 TEEN CALL PREEMPT (MONITOR)
J
5 = K + i;
CALL 0UT$LINE(0MSG2)
J
DO I = TO 69?




DO WHILE LOCAL$BUFFER(I) <> 'X'51=1+1;
end;
if i = 69 then loc al$buffer( ) = 'x'j
else local$buffer(i + 1) = 'x';
lccal$buffer(i) = '.'?
DO I = TO 69J





end? /* dc forever */
end; /* P5 */
END; /* PROC5$MODULE */
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ISIS-II MCS-66 LOCATOR, VI .1 INVOKED BY:
LCC36 P02.LNK ADDRESSES 'SEGMENTS (&
INITMODULE CO r>E ( ?2800H) ,&
FIDESMODULE_CODE(G?2G0H) ,&










SYMBOL TABLE OE MODULE INITMODULE
READ FROM FILE P02.LNK
WRITTEN TC FILE :F0:?02
BASE OFFSET TYPE SYMBOL B»SE OFFSET TYPE SYMBOL
0280H 0002F PUB I M IT 0720* 0"J04H PUB P2
0920E 0004H ?U^ P3 0820F 0006H PUB P5
0770H 22DF PU* INDNUM 0^7 0H ?20CE PU^ INNUM
0770E 01E3H PUB IN CHAR 0770^ 01C8H PUB PREEMPT
0770H 01A6R ?U^ OUTDNOM 0770*T 0195H PUB CUT MUM
0770H 0164H PUB OUTLIMF 0770H 0141H PUB OUTCHAR
0770H 00F4E PUB CRSATEPROC 077 0F 00C8H PUB READ
0770E 009CF PUB TICKET 07^ ?f. 0079E PUB CREATES EC
0770H 00een PUB CREATEEVC 077 3 H 0033H PUB ADVANCE
0770H 000EH PUB AWAIT
MEMORY MA? OF MODULE INITMODULE
READ FROM FILE P02.LNK




START S TC? LENGTH AUG M \AME CLASS





02360H 02360H 0000H w DATA
07000H 07 Z??v 0100H w STACK STACK
07200H 07235H 0036H w FLEESMOEULS CO
-DE
CODE




07700H C794DH ?24EH w CODE
079E0H 079E9H 000 AH w GATE^OD DATA DATA
08200H 09341H 0142H w PR0C5M0BULE_C0
—TMP
CCEE






09200H 09296H 7C97H w CODE
-ODE
09500H 09 58FH 0090H w FLEES3MCDULE_D DATA
E0700H E0745H 0046H A (ABSOLUTE)





This appendix has three parts. It contains the source
code for one of the user initial processes, INIT3-SRC. The
source code for user processes in file, PR0C4.SRC, is
provided. They are all linked into file, P03.LNK. The
executable code file, P03 is loaded onto one of the SBC's.
The memory map in file, P03.MP2, is also provided.
164

/* INITIAL PROCESSS P-4 KLINE? 5-27-62 */
/* #/
/* THE CODE SEGMENT OF THIS MODULE WILL BE OVERLAYED ON */
/* A SEGMENT RESERVED BY THE OS. THIS INITIAL PROCESS */
/* WILL CREATE ALL THE PROCESS THAT WILL RESIDE ON A REAL*/
/* PROCESSOR. ALL CALL TO CREATE$PROCESS MUST BE MADS */
/* FOR EACH PROCESS. */
/* #/
/* calls made to: create$pf.oc s await(to block init) */
in i t$ module: do?
create$proc: procedure ( proc$id, proc$pri,
?roc$stack$loc, procsip, ?roc$cs ) external?
declare ( proc$id, proc5pri ) byte,
(proc$stack$loc, procsip, proc$cs) word;
end;





/* * * * user area of responsibility ******/
/* must make call for each process to 3e created. user */
/* provides all parameters. */
CALL CHEATE$?R0C(4, 5, 7000H, 06H, 0720H )5
/* * * * END OF USER RSSP0NSI3LITY * * * */
/* THIS STATEMENT BLOCKS THIS PROCESS AND ALLOWS */
/* THE NEWLY CREATED PROCESSES TO BE SCHEDULED. */
CALL AW A IT ( 0FEH, 1 )J
END; /* PROCEDURE */
END? /* MODULE */
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/5*c jfe «s5c aScakafie akaScaGs «;& s!i sEcafissfit afiH&steaSeaEc sfiesScdcaBeak •CcaEcak&sfic afisafie aSsaScaficaSeaficsAc «£c a&eaflcsQcaSssfes&aScafica&afitafieaficsScaficaBcaficsfiE /^ ^1* *l» *!• *!* ^f* #ip *^ *t* *f» 'j* »'|* *p ^» #pj *p> *\* *(* *|* *^ ^p 'i* *p> *|» »^j ^p *\» ^» *p> *l» *j» *|- *|* *f» *i(* ^p> *|» ^* *^ ^» *^ ^p ^^ »p> *|-» »j* *^ *|*» *l^ *|» ^* *^» ^p »(• *p> *j» *^* #^p
/* PARAMETERS:
PR0C$ID: (BYTE) DESIRED ID FOR PROCESS. 'FE ' IS RESERVED.
PR0C$PRI: (BYTE) DESIRED PRIORITY. HIGH IS 0.
LOW IS 255.
?ROC$STACK$LCC: (WORD) ABSOLUTE ADDRESS OF STACK. MUST HAVE
ACCESS TO 120H BYTES OF FREE SPACE.
USFR PROCESS MUST BE CODED IN PROCEDURE BLOCK.
TEE OS PROVIDES STACK OF 110H BYTES.
PROC$IP: (WORD) USER PROCESS STARTING ADDRESS OFFSET.
?ROC$CS: (WORD) USER PROCESS STARTING ADDRESS BASE. */
'** *f* *i* *** ^** *i**r* *** ** *t* *p *t* nr *t* "T" ^r* *r t* *i* t*ot *t* *i* *^ *f* *t* 1*1* t* *t* *t* 1* ^r ^* *r> t* *p *p> ^p hp *t» »j* •^ *"P *p "»* *f* *t* •*** 1**1*t *p» *i* «Y* "T**^p *y* /
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/* PROCESS 4 MODULE KLINEF 6-2-82 */
/* •/
/* IMPORTANT! AFTER LINKING AND LOCATING THIS MODULE, */
/* MAKE SURE THE ABSOLUTE ADDRESS OF THE PROCEDURE BLOCK */
/* LABEL, 'P05', HAS 3EEN REFLECTED IN THE INITIAL PRO- */
/* CESS IN FILE INIT2.WRK */
PRCC4:$MODULE: DO;
DECLARE
(I ,J) BYTE, K WORD,
FOREVER LITERALLY '0FFH',
GLOBAL$BUFFER(70) BYTE AT (0E0700H),
LOCAL5BUFFER (70) BYTE,
PR0C4$5$EYC1 3YTE INITIAL (10H),
PR0C4$5$E7C2 BYTE INITIAL (11H);
/*^#***^*****^***^***#*****#*#*******#************#**#****/
DEC LA RE
MSG9(*) BYTE INITIAL(10,13, '% ') J
A*AIT: ?ROCEDURE(EVC$ID,AWAITSD$VALUE) EXTERNAL;
DECLARE E7C$ID BYTE, AW AITED$ VALUE BYTE;
END;
advance: procedure! evc$ id ) external;
declare evc$i3 byte?
end;
create$evc: procedure ( name ) external?
declare name 3yte;
end;
OUTiCHAR: PROCEDURE (CHAR ) EXTERNAL;
DECLARE CHAR BYTE;
end;

















K = K + i;
DO I = TO 69J
local$buffer(i ) = &lobal$buffe£( i )
;
end;








end? /* do forever */
end; /* P4 */
END; /* ?R-0C4$M0DULE */
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ISIS-II MCS-86 LOCATER, VI. 1 INVOKED 3Y
LOC36 P03.LNK ADDRESSES (SEGMENTS <&
INITMODULE CODE ( 02600H ) ,
&
?ROC4MCDULE"_CCBE(7220E) ,&








SEGMENT IN RESERVED SPACE
lNITMODULE_CODE
SEGMENT IN RESERVED SPACE
STACK
SYMBOL TABLE CF MODULE INITMODULE
READ EROM FILE PC3.LNK
WRITTEN TO FILE :F0:?03
BASE OEESET TYPE SYMBOL BASE OFFSET TYPE SYMBOL
0280E 0002E PUB INIT C720E 0006H PUB ?4
0755H 022DH PUE INDNUM 075 5 H 020CE PUE INNUM
?755E 01E3E PUB INCEAR 0755E 01C8E PUB PREEMPT
0755E 01 ASS PUB OUTDNUM 0755H 0185E PUB OUTNUM
0755H 0164E PUB OUTLINE 0755H 0141E PUB CUTCHAR
0755E 00F4E PUB CREATE? ROC 0755E 00C8E PUB READ
0755H 009CH PUB TICKET 0755H 0079H PUB CRSATESEO
0755E 0056E PUB CREATEEVC 0755E 0033E ?U3 ADVANCE
0755E 000EE PUB AWAIT
MEMORY MAP OF MODULE INITMODULE
READ FROM FILE P03.LNK
WRITTEN TO FILE :F0:P03
SEGMENT MAP
START STOP LENGTE ALIGN NAME CLASS
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